Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip

In this project, an algorithm is proposed and developed to build the global CDN that is used to distribute the clocks to all partitions in the SoC using the channels available between partitions. The conventional method of building the global CDN involves manual interventions which decrease the g...

Full description

Saved in:
Bibliographic Details
Main Author: Tan , Tze Liang
Format: Thesis
Language:English
Published: 2017
Subjects:
Online Access:http://eprints.usm.my/39582/1/Tan_Tze_Liang_24_Pages.pdf
http://eprints.usm.my/39582/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.usm.eprints.39582
record_format eprints
spelling my.usm.eprints.39582 http://eprints.usm.my/39582/ Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip Tan , Tze Liang TK1-9971 Electrical engineering. Electronics. Nuclear engineering In this project, an algorithm is proposed and developed to build the global CDN that is used to distribute the clocks to all partitions in the SoC using the channels available between partitions. The conventional method of building the global CDN involves manual interventions which decrease the global CDN building efficiency and increase the overall SoC design cycle. To solve this issue, an algorithm is proposed to automate the global CDN building process and at the same time obtain a balanced overall CDN not achieved by the conventional method. Other researches have proposed different CDN structures to simplify the design process but the proposals often sacrifice placement resources to achieve this. The algorithm first collects the partition clock latency numbers and other constraints needed as setup. When the setup is done, the global CDN is build and routed. The algorithm checks for clock skew and scenic routing issues before proceeding to shield the global CDN to prevent cross-talk issues. The algorithm is done when a final checking on the clock skew is done. The algorithm is tested on two different floorplans with varying size and available channels using three different clocks for each floorplan to ensure the accuracy of the algorithm. Finally, the global CDN build using the algorithm is evaluated based on the time needed to build the global CDN and the clock buffer numbers and areas used. The algorithm is shown to be able to reduce 50% of the global CDN design cycle and save 5% of clock buffer numbers and areas. The improvement achieved by the algorithm in this project shows the efficiency in designing the global CDN improved tremendously compared to conventional method. 2017 Thesis NonPeerReviewed application/pdf en http://eprints.usm.my/39582/1/Tan_Tze_Liang_24_Pages.pdf Tan , Tze Liang (2017) Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip. Masters thesis, Universiti Sains Malaysia.
institution Universiti Sains Malaysia
building Hamzah Sendut Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Sains Malaysia
content_source USM Institutional Repository
url_provider http://eprints.usm.my/
language English
topic TK1-9971 Electrical engineering. Electronics. Nuclear engineering
spellingShingle TK1-9971 Electrical engineering. Electronics. Nuclear engineering
Tan , Tze Liang
Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
description In this project, an algorithm is proposed and developed to build the global CDN that is used to distribute the clocks to all partitions in the SoC using the channels available between partitions. The conventional method of building the global CDN involves manual interventions which decrease the global CDN building efficiency and increase the overall SoC design cycle. To solve this issue, an algorithm is proposed to automate the global CDN building process and at the same time obtain a balanced overall CDN not achieved by the conventional method. Other researches have proposed different CDN structures to simplify the design process but the proposals often sacrifice placement resources to achieve this. The algorithm first collects the partition clock latency numbers and other constraints needed as setup. When the setup is done, the global CDN is build and routed. The algorithm checks for clock skew and scenic routing issues before proceeding to shield the global CDN to prevent cross-talk issues. The algorithm is done when a final checking on the clock skew is done. The algorithm is tested on two different floorplans with varying size and available channels using three different clocks for each floorplan to ensure the accuracy of the algorithm. Finally, the global CDN build using the algorithm is evaluated based on the time needed to build the global CDN and the clock buffer numbers and areas used. The algorithm is shown to be able to reduce 50% of the global CDN design cycle and save 5% of clock buffer numbers and areas. The improvement achieved by the algorithm in this project shows the efficiency in designing the global CDN improved tremendously compared to conventional method.
format Thesis
author Tan , Tze Liang
author_facet Tan , Tze Liang
author_sort Tan , Tze Liang
title Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
title_short Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
title_full Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
title_fullStr Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
title_full_unstemmed Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
title_sort clock distribution network building algorithm for multiple ips in system on a chip
publishDate 2017
url http://eprints.usm.my/39582/1/Tan_Tze_Liang_24_Pages.pdf
http://eprints.usm.my/39582/
_version_ 1643709693171859456
score 13.188404