Design method to transmit and receive source synchronous signals using source asynchronous
Field Programmable Gate Array (FPGA) yang berkos rendah menawarkan data dengan kelajuan terhad untuk saluran sumber segerak Low-Voltage Differential Signaling (LVDS) Input-Output (IO) tetapi kelajuan lebih tinggi untuk saluran sumber tidak segerak. Cyclone V adalah peranti berkos rendah yang menawar...
Saved in:
Main Author: | Ramachandran, Nathan |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://eprints.usm.my/33021/1/NATHAN_RAMACHANDRAN_DESIGN_METHOD_TO_TRANSMIT_AND_RECEIVE_SOURCE_SYNCHRONOUS_SIGNALS_USING_SOURCE_ASYNCHRONOUS_TRANSCEIVER_CHANNELS_2013_MA_E%26E_BSB_24.pdf http://eprints.usm.my/33021/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hybrid dynamic phase alignment scheme to improve sampling resolution for 1.25 gHz source synchronous interface
by: Lim , Kok Chean
Published: (2013) -
QYPS HPS Interconnect verification methodology for SOC FPGA
by: Loh , Tat Jen
Published: (2013) -
EEE 512 ADVANCED DIGITAL SIGNAL AND IMAGE PROCESSING (JAN 2016)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2016) -
EEE 443 DIGITAL SIGNAL PROCESSING (JAN 2016)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2017) -
EEE 354/3 DIGITAL CONTROL SYSTEM (JUNE 2016)
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2016)