A review on path collisions and resources usage in hybrid optical Network on Chip (HONoC)
System-on-chip (SoC) architectures are getting communication-bound both from physical wiring and distributed computation point of view. Wiring delays are becoming dominating over gate delays, which favors short links. The larger SoC the more probably the overall computation is heterogeneous and loca...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | |
| Published: |
2018
|
| Online Access: | http://dspace.uniten.edu.my/jspui/handle/123456789/7672 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|