Text this: Statistical process modelling for 32nm high-K/metal gate PMOS device