Design and analysis of high gain low power CMOS comparator

• Main Authors: Rahman L.F., Reaz M.B.I., Restu W.I.I., Marufuzzaman M., Sidek L.M.
• Other Authors: 36984229900
• Format: Article
• Published: Institute of Advanced Engineering and Science 2023

The comparator is the most significant component of the analog-to-digital converter, voltage regulator, switching circuits, communication blocks etc. Depending on the various design schemes, comparator performance varied upon target applications. At present, low power, high gain, area efficient and high-speed comparator designed methods are necessary for complementary metal oxide semiconductor (CMOS) industry. In this research, a low power and high gain CMOS comparator are presented which utilized two-stage differential input stages with replication of DC current source to achieve higher gain, higher phase margin, higher bandwidth, and lower power consumption. The simulated results showed that, by using a minimum power supply of 1.2 V, the comparator could generate higher gain 77.45 dB with a phase margin of 60.08�. Moreover, the modified design consumed only 2.84 �W of power with a gain bandwidth of 30.975 MHz. In addition, the chip layout area of the modified comparator is found only 0.0033 mm2. � 2018 Institute of Advanced Engineering and Science. All rights reserved.