PRINCE IP-core on Field Programmable Gate Arrays (FPGA)
This study presents a high execution-speed and low-resource hardware IP-Core of PRINCE light weight block cipher on a Field Programmable Gate Arrays (FPGA). The new FPGA IP-core is to speed-up the performance of PRINCE, superseding software implementation that is typically slow and inefficient. The...
Saved in:
Main Authors: | Abbas Y.A., Jidin R., Jamil N., Z'aba M.R., Rusli M.E. |
---|---|
Other Authors: | 56417806700 |
Format: | Article |
Published: |
Maxwell Science Publications
2023
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA
by: Abbas Y.A., et al.
Published: (2023) -
Implementation of PRINCE algorithm in FPGA
by: Abbas Y.A., et al.
Published: (2023) -
Securing electrical substation's wireless messaging with a lightweight crypto-algorithm IP core
by: Abbas Y.A., et al.
Published: (2023) -
Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
by: Abdul Rahman, Abdul Aziz
Published: (2003) -
Photon: A new mix columns architecture on FPGA
by: Abbas Y.A., et al.
Published: (2023)