Design of MCML Multiplexer In 0.13 μm CMOS Technology
These few years, electronic devices play an important role in human life. They evolve from a big device to a portable device. The evolvement of this technologies were driven by the advancement of VLSI design, where the large circuit are now becoming smaller in size. Static CMOS design look very easy...
Saved in:
| Main Author: | |
|---|---|
| Format: | |
| Language: | English |
| Published: |
2023
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | These few years, electronic devices play an important role in human life. They evolve from a big device to a portable device. The evolvement of this technologies were driven by the advancement of VLSI design, where the large circuit are now becoming smaller in size. Static CMOS design look very easy and simple to use, but it still not competent in term of speed and power. To solve the problem, MOS Current-Mode-Logic (MCML) architecture design is used. This architecture become popular because of its high performance in power and speed compared to CMOS. So, in this project, standard logic gate are being designed using MCML technology. The purpose of this project is to design 0.13μm Multiplexer using MCML technology and compare it with CMOS. The gates are designed using LtSpice software. Each gate will produce smaller dissipation power and propagation delay compared to CMOS. |
|---|