FPGA based Twofish Algorithm
This paper presents the architecture of Twofish algorithm implemented with field programmable gate array (FPGA). Twofish is one of the five finalists in AES contest. It is a 128-bit block cipher and can operate with variable key lengths of 128, 192 and 256 bits. This project only focused on 128 bits...
Saved in:
Main Authors: | , , , |
---|---|
Format: | Working Paper |
Language: | English |
Published: |
Universiti Malaysia Perlis
2009
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/6231 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|