Fuzzy Logic design using VHDL on FPGA

This fuzzy logic design is to produce 3 outputs from a 7 input. The 7 digital input (3-bits each) is produced from the analogue output of the 7-input honeycomb sensor. The honeycomb sensor receives input from seven sensors which sense light ambient and produces analogue signal to acknowledge the loc...

Full description

Saved in:
Bibliographic Details
Main Author: Sham Sagaria a/l Marisinapen
Other Authors: Najmuddin Mohd Hassan (Advisor)
Format: Learning Object
Language:English
Published: Universiti Malaysia Perlis 2008
Subjects:
Online Access:http://dspace.unimap.edu.my/xmlui/handle/123456789/3120
Tags: Add Tag
No Tags, Be the first to tag this record!