Cover Image

Study in Design of 32 X 4Bit Static Random Access Memory (SRAM)

Access is limited to UniMAP community.

Saved in:
Bibliographic Details
Main Author: Nor Bashariah Muhamad Bakhtiar
Other Authors: Noraini Othman (Advisor)
Format: Learning Object
Language:English
Published: Universiti Malaysia Perlis 2008
Subjects:
Static random access memory
Semiconductor storage devices
Transistors
Mentor Graphic software
Dynamic random access memory (DRAM)
Integrated circuits > Design and construction
Computer engineering > Simulation methods
Metal oxide semiconductors
Online Access:http://dspace.unimap.edu.my/xmlui/handle/123456789/1369
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.unimap-1369
record_format dspace
spelling my.unimap-13692008-10-16T04:51:42Z Study in Design of 32 X 4Bit Static Random Access Memory (SRAM) Nor Bashariah Muhamad Bakhtiar Noraini Othman (Advisor) Static random access memory Semiconductor storage devices Transistors Mentor Graphic software Dynamic random access memory (DRAM) Integrated circuits -- Design and construction Computer engineering -- Simulation methods Metal oxide semiconductors Access is limited to UniMAP community. Study in design Static Random Access Memory (SRAM) using Mentor Graphic and simulation process with Eldo simulator. The research made on the operation of six transistors, its advantage over Dynamic Random Access Memory (DRAM) and circuit’s architecture. The design and simulation process prepared for all the internal components in SRAM which finalized with the combination schematic. Comparison performed for every simulation based on the theoretical in digital logic and the waveform performance. This project have four procedure which were creating the schematic of the circuit, creating symbol of the schematic, creating testbench for electrical testing and analog simulation which produce the output in voltage form. Result produced in the final design which a combination of internal components not successful and same as the expected which can deliver read and write operation. The failure occurs may cause of the inappropriate connection in the combination circuits, the declaration of signal in testbench which not suitable for the high number of input and output signals. This situation must be cause of the unsatisfactory supporting circuits for ensuring the six transistors can perform the SRAM operation. Although the final design does not produce the desired output, four of the objectives accomplished successfully. Recommendation in this project for future was an improvement that can be made in the experimental design with the specified objectives. 2008-07-02T08:40:11Z 2008-07-02T08:40:11Z 2007-04 Learning Object http://hdl.handle.net/123456789/1369 en Universiti Malaysia Perlis School of Microelectronic Engineering
institution Universiti Malaysia Perlis
building UniMAP Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Malaysia Perlis
content_source UniMAP Library Digital Repository
url_provider http://dspace.unimap.edu.my/
language English
topic Static random access memory
Semiconductor storage devices
Transistors
Mentor Graphic software
Dynamic random access memory (DRAM)
Integrated circuits -- Design and construction
Computer engineering -- Simulation methods
Metal oxide semiconductors
spellingShingle Static random access memory
Semiconductor storage devices
Transistors
Mentor Graphic software
Dynamic random access memory (DRAM)
Integrated circuits -- Design and construction
Computer engineering -- Simulation methods
Metal oxide semiconductors
Nor Bashariah Muhamad Bakhtiar
Study in Design of 32 X 4Bit Static Random Access Memory (SRAM)
description Access is limited to UniMAP community.
author2 Noraini Othman (Advisor)
author_facet Noraini Othman (Advisor)
Nor Bashariah Muhamad Bakhtiar
format Learning Object
author Nor Bashariah Muhamad Bakhtiar
author_sort Nor Bashariah Muhamad Bakhtiar
title Study in Design of 32 X 4Bit Static Random Access Memory (SRAM)
title_short Study in Design of 32 X 4Bit Static Random Access Memory (SRAM)
title_full Study in Design of 32 X 4Bit Static Random Access Memory (SRAM)
title_fullStr Study in Design of 32 X 4Bit Static Random Access Memory (SRAM)
title_full_unstemmed Study in Design of 32 X 4Bit Static Random Access Memory (SRAM)
title_sort study in design of 32 x 4bit static random access memory (sram)
publisher Universiti Malaysia Perlis
publishDate 2008
url http://dspace.unimap.edu.my/xmlui/handle/123456789/1369
_version_ 1643787268743233536
score 13.211869

Similar Items