A new power efficient high performance interconnection network for many-core processors
Next generation high performance computing will most likely depend on the massively parallel computers. The overall performance of a massively parallel computer system is heavily affected by the interconnection network and its processing nodes. Continuing advances in VLSI technologies promise to del...
Saved in:
Main Authors: | Al Faisal, Faiz, Rahman, M.M. Hafizur, Inoguchi, Yasushi |
---|---|
Format: | Article |
Language: | English English English |
Published: |
Elsevier
2017
|
Subjects: | |
Online Access: | http://irep.iium.edu.my/54364/1/JPDC_3DTTN_Pub.pdf http://irep.iium.edu.my/54364/7/54364-A%20new%20power%20efficient%20high%20performance%20interconnection%20network%20for%20many-core%20processors_SCOPUS.pdf http://irep.iium.edu.my/54364/13/54364_A%20new%20power%20efficient%20high%20performance_WOS.pdf http://irep.iium.edu.my/54364/ https://www.sciencedirect.com/science/article/pii/S0743731516301629 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hierarchical Interconnection Networks for Massively Parallel Computer Systems
by: M.M. Hafizur , Rahman, et al.
Published: (2011) -
Power analysis with variable traffic loads for next generation interconnection networks
by: Faisal, Faiz Al, et al.
Published: (2016) -
Dynamic communication performance enhancement in Hierarchical Torus Network by selection algorithm
by: Rahman, M.M. Hafizur, et al.
Published: (2010) -
Topological analysis of low-powered 3D-TESH network
by: Al Faisal, Faiz, et al.
Published: (2016) -
SCCN: a cost effective hierarchical interconnection network for network-on-chip
by: N. M. Ali, Mohammed, et al.
Published: (2016)