A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design

In recent years, there has been a growing interest in IP-reuse for SoCs in order to bridge the gap between the silicon capacity and the design productivity. This research work investigates how our proposed methodology can be used to partition and schedule a JPEG encoder IP core onto an FPGA. We wi...

全面介紹

Saved in:
書目詳細資料
Main Authors: Azman, Amelia Wong, Bigdeli, Abbas, Mohd-Mustafah, Yasir, Biglari-Abhari, Morteza, Lovell, Brian
格式: Conference or Workshop Item
語言:English
出版: 2010
主題:
在線閱讀:http://irep.iium.edu.my/102/1/ASAP.pdf
http://irep.iium.edu.my/102/
http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5540784&isnumber=5540749
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!