Cover Image

A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design

In recent years, there has been a growing interest in IP-reuse for SoCs in order to bridge the gap between the silicon capacity and the design productivity. This research work investigates how our proposed methodology can be used to partition and schedule a JPEG encoder IP core onto an FPGA. We wi...

Full description

Saved in:
Bibliographic Details
Main Authors: Azman, Amelia Wong, Bigdeli, Abbas, Mohd-Mustafah, Yasir, Biglari-Abhari, Morteza, Lovell, Brian
Format: Conference or Workshop Item
Language:English
Published: 2010
Subjects:
QA76 Computer software
Online Access:http://irep.iium.edu.my/102/1/ASAP.pdf
http://irep.iium.edu.my/102/
http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5540784&isnumber=5540749
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.iium.irep.102
record_format dspace
spelling my.iium.irep.1022011-05-12T03:58:07Z http://irep.iium.edu.my/102/ A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design Azman, Amelia Wong Bigdeli, Abbas Mohd-Mustafah, Yasir Biglari-Abhari, Morteza Lovell, Brian QA76 Computer software In recent years, there has been a growing interest in IP-reuse for SoCs in order to bridge the gap between the silicon capacity and the design productivity. This research work investigates how our proposed methodology can be used to partition and schedule a JPEG encoder IP core onto an FPGA. We will also describe a novel Constraint Satisfaction Problem (CSP) formulations that are used in the proposed framework. At the same time, we will also demonstrate the effectiveness of CSP in the Bayesian Network-based framework. 2010-07-07 Conference or Workshop Item REM application/pdf en http://irep.iium.edu.my/102/1/ASAP.pdf Azman, Amelia Wong and Bigdeli, Abbas and Mohd-Mustafah, Yasir and Biglari-Abhari, Morteza and Lovell, Brian (2010) A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design. In: 21st IEEE International Conference on Application-specific Systems Architectures and Processors (ASAP 2010), 7-9 July 2010, Rennes, France. http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5540784&isnumber=5540749
institution Universiti Islam Antarabangsa Malaysia
building IIUM Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider International Islamic University Malaysia
content_source IIUM Repository (IREP)
url_provider http://irep.iium.edu.my/
language English
topic QA76 Computer software
spellingShingle QA76 Computer software
Azman, Amelia Wong
Bigdeli, Abbas
Mohd-Mustafah, Yasir
Biglari-Abhari, Morteza
Lovell, Brian
A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design
description In recent years, there has been a growing interest in IP-reuse for SoCs in order to bridge the gap between the silicon capacity and the design productivity. This research work investigates how our proposed methodology can be used to partition and schedule a JPEG encoder IP core onto an FPGA. We will also describe a novel Constraint Satisfaction Problem (CSP) formulations that are used in the proposed framework. At the same time, we will also demonstrate the effectiveness of CSP in the Bayesian Network-based framework.
format Conference or Workshop Item
author Azman, Amelia Wong
Bigdeli, Abbas
Mohd-Mustafah, Yasir
Biglari-Abhari, Morteza
Lovell, Brian
author_facet Azman, Amelia Wong
Bigdeli, Abbas
Mohd-Mustafah, Yasir
Biglari-Abhari, Morteza
Lovell, Brian
author_sort Azman, Amelia Wong
title A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design
title_short A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design
title_full A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design
title_fullStr A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design
title_full_unstemmed A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design
title_sort bayesian network-based framework with constraint satisfaction problem (csp)formulations for fpga system design
publishDate 2010
url http://irep.iium.edu.my/102/1/ASAP.pdf
http://irep.iium.edu.my/102/
http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5540784&isnumber=5540749
_version_ 1643604537379913728
score 13.149126

Similar Items