Downscaling of 0.35 J.lm to 0.25 J.lm CMOS Transistor by Simulation
Silicon (Si) based integrated circuit (IC) has become the backbone of today's semiconductor world with MOS transistors as its fundamental building blocks. The integrated circuit complexity has moved from the early small-scale integration (SSI) to ultra-large-scale integration (ULSI) that can...
Saved in:
Main Author: | OTHMAN, NORAINI |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2006
|
Subjects: | |
Online Access: | http://utpedia.utp.edu.my/8043/1/2006%20-%20Downscaling%20of%200.35%20UM%20to%200.25%20UM%20CMOS%20Transistor%20by%20Simulation.pdf http://utpedia.utp.edu.my/8043/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Downscaling of 0.35 um to 0.25 um CMOS transistor by simulation / by Noraini binti Othman TK 7895 .E42 N822 2006
by: Othman, Noraini binti
Published: (2006) -
Study of shear for steel fibre reinforced concrete(SFRC) with ratio 0.15%, 0.25%, 0.35%, 0.45% and 0.55%
by: Ahmad Izzudin, Ismail
Published: (2010) -
0.35μm SPDT RF CMOS switch for wireless communication application
by: Bambang Soeroso, Iksannurazmi, et al.
Published: (2013) -
Design and Implementation of the Quadrature
Voltage Controlled Oscillator for Wireless Receiver
Applications Utilizing 0.13 {Lm and 0.18 {Lm Deep
Sub-Micron RF CMOS Technology
by: ZAFAR, SAEED
Published: (2009) -
Design and Implementation of the Quadrature
Voltage Controlled Oscillator for Wireless Receiver
Applications Utilizing 0.13 {Lm and 0.18 {Lm Deep
Sub-Micron RF CMOS Technology
by: ZAFAR, SAEED
Published: (2009)