Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.

Computing systems typically suffer from delay in data processing.

Saved in:

Bibliographic Details
Main Authors:	H. Salih, Muataz, Arshad, M. R.
Format:	Conference or Workshop Item
Language:	en
Published:	2010
Subjects:	TK1-9971 Electrical engineering. Electronics. Nuclear engineering
Online Access:	http://eprints.usm.my/21979/1/T380.pdf http://eprints.usm.my/21979/
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet