PRINCE IP-core on Field Programmable Gate Arrays (FPGA)
This study presents a high execution-speed and low-resource hardware IP-Core of PRINCE light weight block cipher on a Field Programmable Gate Arrays (FPGA). The new FPGA IP-core is to speed-up the performance of PRINCE, superseding software implementation that is typically slow and inefficient. The...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Other Authors: | |
| Format: | Article |
| Published: |
Maxwell Science Publications
2023
|
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|