The performance study of two genetic algorithm approaches for VLSI Macro-Cell layout area optimization

Link to publisher's homepage at http://ieeexplore.ieee.org

Saved in:

Bibliographic Details
Main Authors:	Hasliza, A. Rahim@Samsuddin, Rahman, A. A A, R. Badlishah, Ahmad, Wan Nur Suryani Firuz, Wan Ariffin, Muhammad Imran, Ahmad
Format:	Article
Language:	en
Published:	Institute of Electrical and Electronics Engineering (IEEE) 2009
Subjects:	Integrated circuit layout Genetic algorithms Logic design Trees (mathematics) Very large scale integrated (VLSI) Circuit optimisation Integrated circuits Integrated circuits > Design and construction
Online Access:	http://dspace.unimap.edu.my/123456789/6885
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet