Text this: Study on Delay Design-for-Testability for Functional RTL Circuits