Modeling and simulation of nanoscale temperature behavior for multilayer full chip system
Thermal effects become gradually more significant as devices get smaller on-chip. Modeling and simulations indicate that chip temperatures will increase exponentially beyond acceptable values, prompting researchers to investigate thermal effects. Research and technology development at the atomic, mo...
保存先:
| 主要な著者: | , , |
|---|---|
| フォーマット: | Conference or Workshop Item |
| 言語: | English |
| 出版事項: |
2010
|
| 主題: | |
| オンライン･アクセス: | http://eprints.utm.my/id/eprint/26331/1/Modeling%20and%20Simulation%20of%20Nanoscale%20Temperature%20Behavior%20for%20Multilayer.pdf http://eprints.utm.my/id/eprint/26331/ http://dx.doi.org/10.1109/ESCINANO.2010.5701007 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| 要約: | Thermal effects become gradually more significant as devices get smaller on-chip. Modeling and simulations indicate that chip temperatures will increase exponentially beyond acceptable values, prompting researchers to investigate thermal effects. Research and technology development at the atomic, molecular or macromolecular levels, in the length scale of approximately 1 - 100 nanometer range, to provide a fundamental understanding of phenomena and semiconductor devices at the nanoscale and to create and use structures, devices and systems that have novel properties and functions because of their small and/or intermediate size (US NSET, 2000). ©2010 IEEE. |
|---|