Search Results - parallel using ((acs algorithm) OR (path algorithm))*
Search alternatives:
- path algorithm »
- acs algorithm »
-
1
Quantitative and qualitative analysis of unmanned aerial vehicle's path planning using master-slave parallel vector-evaluated genetic algorithm
Published 2012Get full text
Citation Index Journal -
2
-
3
DC-based PV-powered home energy system
Published 2017“…The appliances are classified according to their compatibility with the DC environment to determine the efficient operating voltage range. The algorithm of the proposed charge controller uses that voltage to be assigned as the value of the full charge voltage for the battery bank. …”
Get full text
Get full text
Thesis -
4
Tool path generation of contour parallel based on ant colony optimisation
Published 2016“…An Ant Colony Optimisation (ACO) method is used to optimize the tool path length because of its capability to find the shortest tool path length. …”
Get full text
Get full text
Article -
5
Development of an automatics parallel parking system for nonholonomic mobile robot
Published 2011“…A PIC32MX360F512L microcontroller is used in order to generate the algorithm and control the movement of the mobile robot. …”
Get full text
Get full text
Conference or Workshop Item -
6
-
7
Effect of contour interval on minimization of tool path length in pocket milling process
Published 2020“…Decreasing machining time in process of milling using contour parallel direction as a strategy of machining can be achieved by increasing the value of tool path interval. …”
Get full text
Get full text
Article -
8
High-Speed shortest path co-processor design
Published 2009“…Shortest path algorithms are significant in graph theory and have been applied in many applications such as transportation and networking. …”
Get full text
Get full text
Conference or Workshop Item -
9
Harmonic reduction in three-phase parallel connected inverter
Published 2009“…This paper presents the design and analysis of a parallel connected inverter configuration of. The configuration consists of parallel connected three-phase dc/ac inverter. …”
Get full text
Get full text
Get full text
Article -
10
Distributed generation with parallel connected inverter
Published 2009“…Third harmonic injection PWM (THIPWM) reduces the total harmonic distortion and to make maximum use of the voltage source. DSP was used to generate the THIPWM and the control algorithm for the converter. …”
Get full text
Get full text
Get full text
Conference or Workshop Item -
11
Parallel connected inverter for fuel cell system
Published 2008“…Third harmonic injection PWM (THIPWM) reduces the total harmonic distortion and to make maximum use of the voltage source. DSP was used to create the THIPWM and the control algorithm for the converter. …”
Get full text
Get full text
Get full text
Conference or Workshop Item -
12
Scalable workflow scheduling algorithm for minimizing makespan and failure probability
Published 2019“…In order to analyse the performance of the FAWS algorithm, it will be compared with the popular scheduling algorithm namely Heterogeneous Earliest Finish Time (or HEFT) and Critical Path (CP). …”
Get full text
Get full text
Get full text
Get full text
Article -
13
Graphical user interface for surface roughness prediction of CNC milling machine / Muhammad Qayyum Nor Asffan
Published 2020“…On top of that, the types of cutting path chosen to be studied were parallel, morph spiral and true spiral. 10 runs of experiments with different machining parameters for each cutting path were analysed throughout this research. …”
Get full text
Get full text
Student Project -
14
OPTIMAL DATAPATH DESIGN FOR A CRYPTOGRAPHIC PROCESSOR: THE BLOWFISH ALGORITHM
Published 2001“…BLOWFISH is a fast cryptographic software algorithm, using the operations of addition, XOR and look-up tables. …”
Get full text
Get full text
Article -
15
A test case generation framework based on UML statechart diagram
Published 2018“…Current studies also hardly address loops and parallel paths issues, and achieved low coverage criteria. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
16
Distributed generation system using parallel inverters supplied by unstable DC source
Published 2009“…The system consists of a full-bridge DC-DC converter, two units of three-phase inverters connected in parallel and a controller. Two units of conventional three-phase DC-AC inverters connected in parallel with series resistors were added to the inverter output to maintain the same current in each inverter and to minimize the circulating current in the parallel inverters. …”
Get full text
Get full text
Article -
17
A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors
Published 2008“…Different adder architectures are investigated for suitability on synthesis implementation of large data bus size adder for efficient usage within the ALU. An adder algorithm using repetitive constructs in a parallel algorithm that allows for efficient and optimal synthesis for large data bus size is proposed as a suitable implementation for the adder within the ALU. …”
Get full text
Thesis -
18
A hybrid rate control mechanism for forwarding and congestion control in named data network
Published 2020“…Therefore, transport algorithms which use conventional paradigms would not work correctly in the NDN environment, since the content source location frequently changes. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
19
Restoration planning strategy of transmission system based on optimal energizing time of sectionalizing islands / Dian Najihah Abu Talib
Published 2019“…The graph theory is used to model the network of the system and to determine the reenergizing path. …”
Get full text
Get full text
Get full text
Thesis -
20
A new parameterized architectural design for SENSE reconstruction
Published 2014“…Complex multiplier, divider and complex matrix multiplier modules are designed to implement the algorithm. Furthermore, the variable data bus widths are used in the data path of the architecture, which leads to reduce the hardware cost and silicon area. …”
Get full text
Get full text
Conference or Workshop Item
