Search Results - parallel reduction max algorithm

  • Showing 1 - 1 results of 1
Refine Results
  1. 1

    Deterministic Automatic Test Pattern Generation for Built-In Self Test System by Mohammed Khalid, Muhammad Nazir

    Published 2006
    “…As far as the single stuck-at fault model is considered, efficient algorithms have been devised for combinational circuit. …”
    Get full text
    Get full text
    Thesis