Search Results - parallel reduction designing algorithm*
Search alternatives:
- reduction designing »
- designing algorithm »
- parallel reduction »
-
1
Harmonic reduction in three-phase parallel connected inverter
Published 2009Get full text
Get full text
Get full text
Article -
2
Improved black-winged kite algorithm and finite element analysis for robot parallel gripper design
Published 2024“…A response surface optimization model is constructed to determine the best design solution. The optimized design achieves a 33.12% reduction in maximum equivalent stress, a 1.47% decrease in total mass, and a 0.16% reduction in maximum total deformation. …”
Get full text
Get full text
Get full text
Article -
3
Parallel algorithms for numerical simulations of EHD ion-drag micropump on distributed parallel computing systems
Published 2014“…A data parallel algorithm (DPA-EHD) is designed and implemented for the EHD equations. …”
Get full text
Get full text
Thesis -
4
Efficient Sequential and Parallel Routing Algorithms in Optical Multistage Interconnection Network
Published 2005“…This routing problem is an NPhard problem. Many algorithms are designed by many researchers to perform this routing such as window method, sequential algorithm, degree-descending algorithm, simulated annealing algorithm, genetic algorithm and ant colony algorithm.This thesis explores two approaches, sequential and parallel approaches. …”
Get full text
Get full text
Thesis -
5
Design and analysis of high performance and low power matrix filling for DNA sequence allignment accelerator using ASIC design flow / Nurul Farhana Abd Razak
Published 2010“…The scope of study is by using the matrix filling method which is in parallel implementation of the SmithWaterman algorithm. …”
Get full text
Get full text
Student Project -
6
A proposed design for noise reduction algorithm in seismograph on high performance computing using F-K filter
Published 2008“…This paper proposes a design of noise reduction algorithm for seismic data on a High Performance Computing (HPC) environment. …”
Get full text
Get full text
Get full text
Conference or Workshop Item -
7
Design and analysis of high performance and low power matrix filling for DNA sequence alignment accelerator using ASIC design flow: article
Published 2009“…The scope of study is by using the matrix filling method which is in parallel implementation of the Smith-Waterman algorithm.…”
Get full text
Get full text
Article -
8
-
9
Extended Kalman Filter (EKF)-based modular-stack Vanadium Redox Flow Battery (V-RFB) prediction model development for reducing electrode contact resistance and parallelization curr...
Published 2019“…On the other hands, three different cell geometries of V-RFB cell, namely square-, rhombus- and circular cell designs are evaluated at three different cases i.e. no flow (plain) channel, parallel channel and serpentine channel. …”
Get full text
Get full text
Research Report -
10
Design and development of high performance swa cell design for local DNA sequence alignment
Published 2017“…On top of that, minimal stages of computation cycle were proposed and introduced in OSL cell design, with a reduction of 25% compared to the previous SWA linear gap penalty design. …”
Get full text
Get full text
Thesis -
11
Deterministic Automatic Test Pattern Generation for Built-In Self Test System
Published 2006“…To illustrate that, the DATPG algorithm for digital combinational circuit using VHDL language is designed to generate the test patterns. …”
Get full text
Get full text
Thesis -
12
FPGA implementation of MCPFSK modulation for HF data communication
Published 2009Get full text
Working Paper -
13
FPGA implementation of CPFSK modulation techniques for HF data communication
Published 2003“…Further reduction in components is achieved hy adopting a multiplierless and parallel algorithm at the receiver module. …”
Get full text
Get full text
Get full text
Conference or Workshop Item -
14
A modified artificial neural network (ANN) algorithm to control shunt active power filter (SAPF) for current harmonics reduction
Published 2013Get full text
Get full text
Conference or Workshop Item -
15
Accelerating FPGA-surf feature detection module by memory access reduction
Published 2019“…We also found that the SURF algorithm memory access has redundant repeating pattern that can be reduced. …”
Get full text
Get full text
Get full text
Article -
16
Algorithm optimization and low cost bit-serial architecture design for integer-pixel and sub-pixel motion estimation in H.264/AVC / Mohammad Reza Hosseiny Fatemi
Published 2012“…For the hardware architecture design, we choose bit-serial structure for implementing our algorithm to benefit from its advantages. …”
Get full text
Get full text
Get full text
Get full text
Get full text
Thesis -
17
Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui
Published 2016“…Complex multiplier, complex matrix multiplier and pseudo-inverse modules are designed according to the algorithmic needs to increase the efficiency of the system. …”
Get full text
Get full text
Get full text
Thesis -
18
A modified approach to improve the performance of AES using feistel structure
Published 2018“…In encryption algorithm design, apart from the security performance, processing performance and the cost of the implementation are very important trade-off parameters. …”
Get full text
Get full text
Thesis -
19
New methods of partial transmit sequence for reducing the high peak-to-average-power ratio with low complexity in the ofdm and f-ofdm systems
Published 2019“…Third, a new hybrid method that combines the Selective mapping and Cyclically Shifts Sequences (SLM-CSS-PTS) techniques in parallel has been proposed for improving the PAPR reduction performance and the computational complexity level. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
20
