Search Results - parallel reduction ((using algorithm) OR (using (algorithmic OR algorithms)))*
Search alternatives:
- parallel reduction »
- using algorithm »
-
1
Parallelization of noise reduction algorithm for seismic data on a beowulf cluster
Published 2010“…This paper presents the parallelization of a sequential noise reduction algorithm for seismic data processing into a parallel algorithm. …”
Get full text
Get full text
Citation Index Journal -
2
A GPGPU Approach to Accelerate Ant Swarm Optimization Rough Reducts (ASORR) Algorithm
Published 2012“…Ant Swarm Optimization Rough Reducts (ASORR) algorithm is used in rough reducts calculation for identifying significant attribute set optimally. …”
Get full text
Get full text
Conference or Workshop Item -
3
Efficient Sequential and Parallel Routing Algorithms in Optical Multistage Interconnection Network
Published 2005“…The first approach is to develop an efficient sequential algorithm for the window method. Reduction of the execution time of the algorithm in sequential platform, led to a massive improvement of the algorithm speed. …”
Get full text
Get full text
Thesis -
4
Parallel algorithms for numerical simulations of EHD ion-drag micropump on distributed parallel computing systems
Published 2014“…To implement the parallel algorithms a distributed parallel computing laboratory using easily available low cost computers is setup. …”
Get full text
Get full text
Thesis -
5
Fast Finite Difference Time Domain Algorithms for Solving Antenna Application Problem
Published 2008“…Complexity reduction approach concept is used to develop these algorithms. …”
Get full text
Get full text
Thesis -
6
Parallelization of speech compression based algorithm based on human auditory system on multicore system
Published 2012“…Finally, the performance of the developed parallel algorithm was evaluated using Perceptual Evaluation of Speech Quality (PESQ) and parallel execution time. …”
Get full text
Get full text
Get full text
Article -
7
Enhancing speed performance of the cryptographic algorithm based on the lucas sequence
Published 2003“…Reducing the calculation time of the algorithm, in sequential and parallel platforms, using the doubling-rule technique combined with a new scheme led to a strong improvement of the LUC algorithm speed. …”
Get full text
Get full text
Thesis -
8
Design and analysis of high performance and low power matrix filling for DNA sequence alignment accelerator using ASIC design flow: article
Published 2009“…The scope of study is by using the matrix filling method which is in parallel implementation of the Smith-Waterman algorithm.…”
Get full text
Get full text
Article -
9
A proposed design for noise reduction algorithm in seismograph on high performance computing using F-K filter
Published 2008“…The algorithm of interest is the F-k filter which can be optimized by executing it using parallel processing architecture. …”
Get full text
Get full text
Get full text
Conference or Workshop Item -
10
Design and analysis of high performance and low power matrix filling for DNA sequence allignment accelerator using ASIC design flow / Nurul Farhana Abd Razak
Published 2010“…The scope of study is by using the matrix filling method which is in parallel implementation of the SmithWaterman algorithm. …”
Get full text
Get full text
Student Project -
11
Bitwise-based Routing Algorithms in Optical Multistage Interconnection Network
Published 2007“…Under the constraint of avoiding crosstalk, the interests of these algorithms are to find a permutation that uses a minimum number of passes and minimum execution time. …”
Get full text
Get full text
Thesis -
12
Improved black-winged kite algorithm and finite element analysis for robot parallel gripper design
Published 2024“…This paper presents a comprehensive study on the design optimization of a robotic gripper, focusing on both the gripper modeling and the optimization of its parallel mechanism structure. This study integrates the Black-winged Kite Algorithm (BKA), Finite Element Analysis (FEA), Backpropagation Neural Network (BPNN), and response surface optimization techniques. …”
Get full text
Get full text
Get full text
Article -
13
Harmonic reduction in three-phase parallel connected inverter
Published 2009Get full text
Get full text
Get full text
Article -
14
Finite element model for crack propagation using master-workers method
Published 2004“…This paper describes an algorithm for parallel assembling of the stiffness matrix in simulation of crack propagation in distributed memory environment using masterworkers method. …”
Get full text
Get full text
Article -
15
Algorithm optimization and low cost bit-serial architecture design for integer-pixel and sub-pixel motion estimation in H.264/AVC / Mohammad Reza Hosseiny Fatemi
Published 2012“…For the hardware architecture design, we choose bit-serial structure for implementing our algorithm to benefit from its advantages. Moreover, we use SAD truncation, reusability, source sharing, and power saving techniques in our architecture, which lead to area saving and power consumption reduction. …”
Get full text
Get full text
Get full text
Get full text
Get full text
Thesis -
16
-
17
New methods of partial transmit sequence for reducing the high peak-to-average-power ratio with low complexity in the ofdm and f-ofdm systems
Published 2019“…The results that obtained using the proposed methods achieve a superior gain in the PAPR reduction performance compared with the conventional PTS technique. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
18
Greedyzero-based scheduling algorithm to route in optical low stage interconnection networks
Published 2012“…This algorithm has been developed to achieve performance goals in terms of 50% reduction in the number of passes.…”
Get full text
Get full text
Thesis -
19
A modified artificial neural network (ANN) algorithm to control shunt active power filter (SAPF) for current harmonics reduction
Published 2013Get full text
Get full text
Conference or Workshop Item -
20
FPGA implementation of CPFSK modulation techniques for HF data communication
Published 2003“…The proposed modulation integrates holh the transmitter and receiver modules into a single FPGA. Further reduction in components is achieved hy adopting a multiplierless and parallel algorithm at the receiver module. …”
Get full text
Get full text
Get full text
Conference or Workshop Item
