Search Results - parallel programme a algorithm

Refine Results
  1. 1

    Parallel computation of maass cusp forms using mathematica by Chan, Kar Tim

    Published 2013
    “…Our parallel programme comprises of two important parts namely the pullback algorithm and also the Maass cusp form algorithm. …”
    Get full text
    Get full text
    Thesis
  2. 2

    Enhancing performance of XTS cryptography mode of operation using parallel design by Ahmed Alomari, Mohammad

    Published 2009
    “…To fully utilize the performance potential of XTS mode of operation, a parallel design for the algorithm is proposed. …”
    Get full text
    Get full text
    Thesis
  3. 3
  4. 4

    Investigation on the dynamic of computation of semi autonomous evolutionary computation for syntactic optimization of a set of programming codes by Mohammad Sigit Arifianto, Tze, Kenneth Kin Teo, Liau, Chung Fan, Liawas Barukang, Zaturrawiah Ali Omar

    Published 2007
    “…The more processors utilized leads to the less computation time but the more communication time. In order to have a realistic characteristic of a parallel computing engine, a Rocks based computer cluster was built and used for the test. …”
    Get full text
    Get full text
    Research Report
  5. 5

    Design and analysis of high performance matrix filling for DNA sequence alignment accelerator using asic design flow: article / Nurzaima Mahmod by Mahmod, Nurzaima

    “…The scope of this paper is to optimize the DNA sequences alignment on the matrix rilling module by implementing a parallel method of the Smith-Waterman algorithm. …”
    Get full text
    Get full text
    Article
  6. 6

    OPTIMAL DATAPATH DESIGN FOR A CRYPTOGRAPHIC PROCESSOR: THE BLOWFISH ALGORITHM by Zain Ali, Noohul Basheer, Noras, James

    Published 2001
    “…BLOWFISH is a fast cryptographic software algorithm, using the operations of addition, XOR and look-up tables. …”
    Get full text
    Get full text
    Article
  7. 7

    Design and analysis of high performance matrix filling for DNA sequence alignment accelerator using ASIC design flow / Nurzaima Mahmod by Mahmod, Nurzaima

    Published 2010
    “…The scope of this paper is to optimize the DNA sequences alignment on the matrix filling module by implementing a parallel method of the SmithWaterman algorithm. …”
    Get full text
    Get full text
    Thesis
  8. 8

    Implementation of High Speed Large Integer Multiplication Algorithm on Contemporary Architecture by Chang, Boon Chiao

    Published 2018
    “…We started with a preliminary design of a multiplier run with typical NTT module that perform computation in parallel-in-serial-out manner before we moved into design with radix-R FNT modules that are able to compute in parallel-in-parallel-out manner for better performance. …”
    Get full text
    Get full text
    Final Year Project / Dissertation / Thesis
  9. 9
  10. 10

    Developed method of FPGA-based fuzzy logic controller design with the aid of conventional PID algorithm by Obaid, Zeyad Assi, Sulaiman, Nasri, Hamidon, Mohd Nizar

    Published 2009
    “…This method also enables us to design the controller to work as PDFLC, PIFLC or PIDFLC depending on two (one-bit) external signals with programmable fuzzy sets and programmable rule table using VHDL language for implementation on FPGA device, and to employ the new technique of fuzzy algorithm in order to serve a wide range of the physical systems which require a real-time operation. …”
    Get full text
    Get full text
    Get full text
    Article
  11. 11

    Design and implementation of multimedia digital matrix system by Chui, Yew Leong, Ramli, Abdul Rahman, Perumal, Thinagaran, Sulaiman, Mohd Yusof, Ali, Mohd Liakot

    Published 2005
    “…Due to the issues of signal integrity in high-speed digital design, a new adaptive channel synchronization algorithm has been developed. …”
    Get full text
    Get full text
    Conference or Workshop Item
  12. 12
  13. 13

    Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin by Obaid, Zeyad Assi

    Published 2010
    “…The PIDFC is designed as a PDFC and PIFC connected in parallel through a summer. …”
    Get full text
    Get full text
    Thesis
  14. 14

    A new parameterized architectural design for SENSE reconstruction by Siddiqui, M.F., Reza, A.W., Kanesan, J., Omer, H.

    Published 2014
    “…This architecture is also synthesized for Field Programmable Gate Array (FPGA). Complex multiplier, divider and complex matrix multiplier modules are designed to implement the algorithm. …”
    Get full text
    Get full text
    Conference or Workshop Item
  15. 15

    MINIMIZATION OF RESOURCE UTILIZATION FOR A REAL-TIME DEPTH-MAP COMPUTATIONAL MODULE ON FPGA by NGO , NGO HUY TAN

    Published 2011
    “…The algorithm is computationally intensive and therefore more effective to be implemented on hardware such as the Field Programmable Gate Array (FPGA). …”
    Get full text
    Get full text
    Thesis
  16. 16
  17. 17
  18. 18

    Design and development of high performance swa cell design for local DNA sequence alignment by Syed Abdul Rahman, Syed Abdul Mutalib Al Junid

    Published 2017
    “…Moreover, the OSL, OSA and ORSL cell designs reduce the complexity of the DNA sequence alignment by rescheduling the process of alignment via a new parallel arrangement of the processing or computational element. …”
    Get full text
    Get full text
    Thesis
  19. 19

    Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui by Muhammad Faisal , Siddiqui

    Published 2016
    “…Parallel imaging is a robust method for accelerating the data acquisition in Magnetic Resonance Imaging (MRI). …”
    Get full text
    Get full text
    Get full text
    Thesis
  20. 20

    Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture by Lee, Lini @ Lini Lee

    Published 2001
    “…However, the pDSP chip has better ability to perform number crunching algorithms simultaneously. The objective of this research is to design and implement a general-purpose programmable DSP (Digital Signal Processor) core. …”
    Get full text
    Get full text
    Thesis