Search Results - parallel operating unit algorithm

Refine Results
  1. 1
  2. 2

    Implementation of High Speed Large Integer Multiplication Algorithm on Contemporary Architecture by Chang, Boon Chiao

    Published 2018
    “…While GPU allowed users to configure each of the cores (processing units) to perform independent tasks, FPGA provides users a platform to design the processing units themselves to perform dedicated arithmetic and logic operation.In our GPU implementation, we present two different large integer algorithms implementation on two generation of NVIDIA GPU architectures, Kepler and Pascal. …”
    Get full text
    Get full text
    Final Year Project / Dissertation / Thesis
  3. 3

    Guided genetic algorithm for solving unrelated parallel machine scheduling problem with additional resources by Abed, Munther Hameed, Mohd Nizam Mohmad, Kahar

    Published 2022
    “…Additionally, an appropriate selection of GA operators was also experimented. The guide genetic algorithm (GGA) is not used to solve the unspecified dynamic UPMR. …”
    Get full text
    Get full text
    Get full text
    Article
  4. 4

    Distributed generation system using parallel inverters supplied by unstable DC source by Younis, M.A.A., Rahim, N.A., Mekhilef, Saad

    Published 2009
    “…The system consists of a full-bridge DC-DC converter, two units of three-phase inverters connected in parallel and a controller. …”
    Get full text
    Get full text
    Article
  5. 5

    GPU-based odd and even hybrid string matching algorithm by Rahbari, Ghazal, Abdul Rashid, Nur’Aini, Husain, Wahidah

    Published 2016
    “…String matching is considered as one of the fundamental problems in computer science.Many computer applications provide the string matching utility for their users, and how fast one or more occurrences of a given pattern can be found in a text plays a prominent role in their user satisfaction.Although numerous algorithms and methods are available to solve the string matching problem, the remarkable increase in the amount of data which is produced and stored by modern computational devices demands researchers to find much more efficient ways for dealing with this issue.In this research, the Odd and Even (OE) hybrid string matching algorithm is redesigned to be executed on the Graphics Processing Unit (GPU), which can be utilized to reduce the burden of compute-intensive operations from the Central Processing Unit (CPU).In fact, capabilities of the GPU as a massively parallel processor are employed to enhance the performance of the existing hybrid string matching algorithms.Different types of data are used to evaluate the impact of parallelization and implementation of both algorithms on the GPU. …”
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
  6. 6

    An Optimal Design of Moving Objects Tracking Algorithm on FPGA by Elkhatib, Lina, Hussin, Fawnizu Azmadi, Xia, Likun, Sebastian , Patrick

    Published 2012
    “…Two core units were built to implement the algorithm on FPGA, the adaptive threshold unit and the binary image builder unit. …”
    Get full text
    Get full text
    Conference or Workshop Item
  7. 7

    An optimal design of moving objects tracking algorithm on FPGA by Elkhatib, Lina Noaman, Hussin, Fawnizu Azmadi, Xia, Likun, Sebastian , Patrick

    Published 2010
    “…Two core units were built to implement the algorithm on FPGA, the adaptive threshold unit and the binary image builder unit. …”
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
  8. 8

    An optimal design of moving objects tracking algorithm on FPGA by Elkhatib, Lina, Hussin, Fawnizu Azmadi, Xia, Likun, Sebastian , Patrick

    Published 2012
    “…Two core units were built to implement the algorithm on FPGA, the adaptive threshold unit and the binary image builder unit. …”
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
  9. 9

    New Quarter-Sweep-Based Accelerated Over-Relaxation Iterative Algorithms and their Parallel Implementations in Solving the 2D Poisson Equation by Rakhimov, Shukhrat

    Published 2010
    “…The parallel strategies used in the new algorithms are based on the message latency minimization and processor-independent iterations.…”
    Get full text
    Get full text
    Thesis
  10. 10

    OPTIMAL DATAPATH DESIGN FOR A CRYPTOGRAPHIC PROCESSOR: THE BLOWFISH ALGORITHM by Zain Ali, Noohul Basheer, Noras, James

    Published 2001
    “…BLOWFISH is a fast cryptographic software algorithm, using the operations of addition, XOR and look-up tables. …”
    Get full text
    Get full text
    Article
  11. 11

    Application of Artificial Neural Networks (ANN) for unit commitment prediction / Robert Engkiau by Engkiau, Robert

    Published 2003
    “…This report presents an application Artificial Neural Network (ANN) in MATLAB for predicting a unit commitment in power system. Presented here is a design framework parallel training process over the unit commitment data. …”
    Get full text
    Get full text
    Thesis
  12. 12

    Efficient hardware design for palm-dorsa vein image enhancement by Jusoh@Yusoff, Suhaimi Bahisham

    Published 2018
    “…For hardware design of thinning, parallel pipelined with Concurrent Condition Check Unit hardware architecture has been developed to enable the parallelism of the thinning algorithm. …”
    Get full text
    Get full text
    Get full text
    Thesis
  13. 13
  14. 14

    Online teleoperation of writing manipulator through graphics processing unit based accelerated stereo vision by Abu Raid, Fadi Imad Osman

    Published 2021
    “…These algorithms are then parallelized using Compute Unified Device Architecture CUDA C language to run on Graphics Processing Unit GPU for hardware acceleration. …”
    Get full text
    Get full text
    Thesis
  15. 15

    Neuro Symbolic Integration and Agent Based Modelling by Sathasivam , Saratha, Velavan, Muraly

    Published 2018
    “…It has synaptic strength pattern which involve Lyapunov function E (energy function) for energy minimization events. It operates as content addressable memory systems with binary or bipolar threshold units…”
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
  16. 16

    Improved message authentication technique on IEEE 802.15.4 wireless sensor network using multiple key protocol by Al-Alak, Saif M. Kh.

    Published 2014
    “…The DMAC authenticates the messages’ block in parallel fashion by utilizing the available processing units. …”
    Get full text
    Get full text
    Thesis
  17. 17

    Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture by Lee, Lini @ Lini Lee

    Published 2001
    “…A standard microprocessor can do most pDSP operations. However, the pDSP chip has better ability to perform number crunching algorithms simultaneously. …”
    Get full text
    Get full text
    Thesis
  18. 18

    A framework for GPU-accelerated AES-XTS encryption in mobile devices by Alomari, Mohammad Ahmed, Samsudin, Khairulmizam

    Published 2011
    “…In this paper, we introduce a GPU-accelerated framework for storage encryption in mobile devices using the XTS-AES encryption algorithm. The Google's Android is targeted in this work as a mobile operating system.…”
    Get full text
    Get full text
    Conference or Workshop Item
  19. 19
  20. 20

    An Efficient Energy Aware Adaptive System-On-Chip Architecture For Real-Time Video Analytics by Ahmed, Hisham Ahmed Ali

    Published 2016
    “…A careful analysis of the algorithm and efficient utilization of Zynq resources results in highly parallelized and pipelined architecture outperforms the state-of-the-art. …”
    Get full text
    Get full text
    Thesis