Search Results - parallel integration platform algorithm

Search alternatives:

  • Showing 1 - 9 results of 9
Refine Results
  1. 1

    Improving parallel self-organizing map using heterogeneous uniform memory access / Muhammad Firdaus Mustapha by Mustapha, Muhammad Firdaus

    Published 2018
    “…Recently, combination CPU and GPU that integrated together on a single chip are rapidly attractive the design paradigm for recent platform because of their remarkable parallel processing abilities. …”
    Get full text
    Get full text
    Thesis
  2. 2

    Serpent encryption algorithm implementation on Compute Unified Device Architecture (CUDA) by Mohd Nazlee, Anas, Hussin, Fawnizu Azmadi, Zain Ali, Noohul Basheer

    Published 2010
    “…CUDA is a platform developed by Nvidia for general purpose computing on Graphic Processing Unit to utilize the parallelism capabilities. …”
    Get full text
    Get full text
    Conference or Workshop Item
  3. 3

    Serpent encryption algorithm implementation on Compute Unified Device Architecture (CUDA) by Mohd Nazlee, Anas, Hussin, Fawnizu Azmadi, Zain Ali, Noohul Basheer

    Published 2010
    “…CUDA is a platform developed by Nvidia for general purpose computing on Graphic Processing Unit to utilize the parallelism capabilities. …”
    Get full text
    Get full text
    Conference or Workshop Item
  4. 4

    An embedded database design and implementation of a parallel IEEE XTS storage encryption for mobile devices by Alomari, Mohammad Ahmed Mohammad

    Published 2017
    “…To design the parallel computation side of the proposed system and improve the overall system performance, a specific version of OpenMP API is integrated inside the architecture of targeted Android platform. …”
    Get full text
    Get full text
    Get full text
    Thesis
  5. 5

    Improving parallel Self-organizing Map using heterogeneous uniform memory access / Muhammad Firdaus Mustapha by Mustapha, Muhammad Firdaus

    Published 2018
    “…Recently, combination CPU and GPU that integrated together on a single chip are rapidly attractive the design paradigm for recent platform because of their remarkable parallel processing abilities. …”
    Get full text
    Get full text
    Book Section
  6. 6

    Efficient hardware design for palm-dorsa vein image enhancement by Jusoh@Yusoff, Suhaimi Bahisham

    Published 2018
    “…For hardware design of thinning, parallel pipelined with Concurrent Condition Check Unit hardware architecture has been developed to enable the parallelism of the thinning algorithm. …”
    Get full text
    Get full text
    Get full text
    Thesis
  7. 7
  8. 8

    Design and implementation of multimedia digital matrix system by Chui, Yew Leong, Ramli, Abdul Rahman, Perumal, Thinagaran, Sulaiman, Mohd Yusof, Ali, Mohd Liakot

    Published 2005
    “…Due to the issues of signal integrity in high-speed digital design, a new adaptive channel synchronization algorithm has been developed. …”
    Get full text
    Get full text
    Conference or Workshop Item
  9. 9

    An Efficient Energy Aware Adaptive System-On-Chip Architecture For Real-Time Video Analytics by Ahmed, Hisham Ahmed Ali

    Published 2016
    “…A careful analysis of the algorithm and efficient utilization of Zynq resources results in highly parallelized and pipelined architecture outperforms the state-of-the-art. …”
    Get full text
    Get full text
    Thesis