Search Results - parallel implementation best algorithm*
Search alternatives:
-
1
Parallel batch self-organizing map on graphics processing unit using CUDA
Published 2018“…The proposed implementation shown significant speedups of 11Ã� and 5Ã� compared to the sequential and parallel CPU implementations respectively. …”
Get full text
Get full text
Article -
2
Parallel batch self-organizing map on graphics processing unit using CUDA
Published 2018“…The proposed implementation shown significant speedups of 11Ã� and 5Ã� compared to the sequential and parallel CPU implementations respectively. …”
Get full text
Get full text
Article -
3
Efficient Sequential and Parallel Routing Algorithms in Optical Multistage Interconnection Network
Published 2005“…The efficient combination of simulated annealing algorithm with the best heuristic algorithms gave much better result in a very minimal time. …”
Get full text
Get full text
Thesis -
4
Parallelizing GF (p) montgomery elliptic curve crypto-system operations to improve security and performance.
Published 2012“…The best performance level was achieved when parallelizing Montgomery ECC computations to eight parallel multipliers (PM) using homogeneous coordinates. …”
Get full text
Get full text
Get full text
Conference or Workshop Item -
5
Parallelizing GF (p) montgomery elliptic curve crypto-system operations to improve security and performance.
Published 2013“…The best performance level was achieved when parallelizing Montgomery ECC computations to eight parallel multipliers (PM) using homogeneous coordinates. …”
Get full text
Get full text
Book Section -
6
-
7
Accelerating DNA sequence alignment based on smith waterman algorithm using recursive variable expansion / Muhamad Faiz Ismail
Published 2014“…We show that our implementation yields a two times speedup at the cost of almost three times more area as compared to the conventional dataflow traditional array implementation.…”
Get full text
Get full text
Thesis -
8
Design and analysis of high performance and low power matrix filling for DNA sequence allignment accelerator using ASIC design flow / Nurul Farhana Abd Razak
Published 2010“…The objective of this paper is to improve the performance of the DNA sequence alignment and to optimize power reduction of the existing technique by using Smith Waterman (SW) algorithm. The scope of study is by using the matrix filling method which is in parallel implementation of the SmithWaterman algorithm. …”
Get full text
Get full text
Student Project -
9
Development of Lifting-based VLSI Architectures for Two-Dimensional Discrete Wavelet Transform
Published 2010“…Finally, to show the architectural models developed for 2-D DWT are simple to control, the control algorithms for 4-parallel architecture based on the first scan method is developed. …”
Get full text
Get full text
Thesis -
10
OPTIMAL DATAPATH DESIGN FOR A CRYPTOGRAPHIC PROCESSOR: THE BLOWFISH ALGORITHM
Published 2001“…An 8-bit parallel data-path gives the best performance, mapping into 4 independent 8-bit modules, with a throughput at least 4 times greater than with 32-bit hardware. …”
Get full text
Get full text
Article -
11
Design and performance evaluation of parallel elliptic curve cryptosystem with GF(P) projective coordinates
Published 2012“…To improve performance even further, this work proposed using parallel hardware designs by utilizing the inherent parallelism in ECC computations. …”
Get full text
Get full text
Thesis -
12
Solving multi-objective dynamic vehicle routing problem with time windows using multi-objective algorithm
Published 2022“…Our algorithm uses non-fitness evolutionary distributed parallelized adaptive large neighbourhood search (NEDPALNS). …”
Get full text
Get full text
Final Year Project / Dissertation / Thesis -
13
BinDCT Design and Implementation on FPGA with Low Power Architecture
Published 2008“…Its performances in term of Peak Signal-to-Noise (PSNR), compression ratio and coding gain is proved to be best approximation to the DCT algorithm. In this work, the design and implementation of 8 x 8 block 2-D forward BinDCT algorithm on a Field Programmable Gate Array (FPGA) is presented. …”
Get full text
Get full text
Thesis -
14
Job Matching Mobile Application using Fuzzy Analytic Hierarchy Process (FAHP) / Mohammad Ashraf Jefrizin
Published 2017“…For future works, the scope, amount of jobs and performance can be extended by implementing APIs from existing job finder website, cloud computing and parallel processing respectively.…”
Get full text
Get full text
Student Project -
15
Evaluation of Image Pixels Similarity Measurement Algorithm Accelerated on GPU with OpenACC
Published 2017“…In this work, the portability of an implemented parallelizable chi-square based pixel similarity measurement algorithm has been evaluated on two consumer and professional grade GPUs. …”
Get full text
Get full text
Get full text
Article -
16
An evolutionary-based term reduction approach to bilingual clustering of Malay-English corpora
Published 2017“…Not only that, this study also discovers that GA with a mutation rate of 0.01 produces the best parallel clustering mapping results compared to GA with a mutation rate of 0.1.…”
Get full text
Get full text
Get full text
Get full text
Get full text
Conference or Workshop Item -
17
Customised fitness function of evolutionary algorithm for optimization of car park space / Ahmad Syahir Ab. Aziz
Published 2017“…Therefore, framework development methodology is used to make sure the system successful and can be developed according to the schedule. Genetic algorithm is chosen for the development of the prototype to prove that genetic algorithm is the best technique to implement for optimization. …”
Get full text
Get full text
Thesis -
18
Modular robotic platform for autonomous machining
Published 2019“…A graphical user interface (GUI) was designed and implemented to operate the robot and the drilling spindle. …”
Get full text
Get full text
Get full text
Get full text
Get full text
Article -
19
Three phase induction motor coupled to DC motor in hybrid electric vehicle application
Published 2011“…The drive controller is implemented in hardware using Lab Instruments Drive Technology with algorithm software fixed point digital signal processor (DSP) and a high resolution current sensing board to achieve the best torque regulation at various load conditions. …”
Get full text
Get full text
Thesis -
20
A Fast Scheduling Algorithm for WDM Optical Networks
Published 2000“…This time complexity can be improved to O(log3 N) by parallel processing using O(M) processors. Two variations of implementation of the scheduling algorithm have been proposed, namely the Variable Frame Size (VFS) and Limited Frame Size (LFS) schemes. …”
Get full text
Get full text
Thesis
