Search Results - parallel counting system algorithm*

Search alternatives:

  • Showing 1 - 2 results of 2
Refine Results
  1. 1
    A low-complexity, hardware architecture for a parametric, real-time LSF speech decoder

    A low-complexity, hardware architecture for a parametric, real-time LSF speech decoder by Mabrouk, Ahmed Hassan, Hassim, Norhidayah

    Published 2011
    “…Synthesis results are reported using various degrees of parallelism to explore the trade-off between gate count and time delay. …”
    Get full text
    Get full text
    Get full text
    Proceeding Paper
    Save to List
    Saved in:
  2. 2
    Efficient reconfigurable architectures for 3-D medical image compression

    Efficient reconfigurable architectures for 3-D medical image compression by Ahmad, Afandi

    Published 2010
    “…Consequently, FPGAs seem an ideal candidate to harness and exploit their inherent advantages such as massive parallelism capabilities, multimillion gate counts, and special low-power packages. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:

Search Tools: