Search Results - (programmable OR (program OR programs)) (have OR (date OR data)) array

FPGA simulation of AD converter by using Giga Hertz speed data acquisition for partial discharge detection by Emilliano, Chakrabarty C.K., Basri A., Ramasamy A.K., Ping L.C.

“…The impulse signals at the input data have very fast rise time in the range of 1 ns to 2 ns.…”

Data structure uniqueness in Python programming language / Jamal Othman by Othman, Jamal

“…Set, List, Tuple and Dictionary are among the most important built-in data structure in Python. These data structures have been simplified as compared to array and linked list data structures as used in C or C++. …”
Get full text
Get full text
Get full text

Programming in C for foundation by Bakar, Noor Hasrina, Hassan, Noor Azimah, Idris, Mohd Norhaedir, Al-Shawabkeh, Mahmoud

“…After reading this chapter, the reader will already be able to describe the program development life cycle and write C code. Chapter 2, "Fundamentals of C" gives a thorough introduction to the data in C programs. …”
Get full text
Get full text
Get full text

FPGA configuration on Xilinx ML506 development board through the USB port in C/HDL by Kushal, Sreedhar

Get full text

Matlab modeled for real time processing of partial discharge detection using fpga technology with giga hertz data acquisition by Emilliano, Chakrabarty C.K., Basri A., Ramasamy A.K., Devkumar S., Hock G.C., Badjian M.H.

Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga) by Osman, Khalid Eltahir Mohamed

“…This thesis describes the DS-CDMA wireless transmitter design using FPGA (Field Programmable Gate Array), which has been adopted in many wireless access technologies. …”
Get full text
Get full text

VHDL simulation of reset automatic block, 64 bit latch block, and test complete blocks for PD detection circuit system using FPGA by Emilliano, Chakrabarty C.K., Ghani A.B.A., Ramasamy A.K.

“…The impulse signals at the input data have very fast rise time in the range of 1 ns to 2 ns. …”

Design and implementation of real data fast fourier transform processor on field programmable gates array by Ahmed, Mohammed Kassim

“…In this work, the memorybased FFT processor, based on radix-4 FFT algorithm is implemented on Cyclone II Field Programmable Gates Array (FPGA). In order to program the FPGA, Verilog Hardware Description Language (Verilog HDL) is used. …”
Get full text
Get full text

Booth’s Algorithm Design Using Field Programmable Gate Array by Ab Hadi, Nik Azran, A Aziz, Khairul Azha, Hashim, Nik Mohd Zarifie, Omar, Muhammad Shukri, Jaafar, Anuar

Get full text
Get full text
Get full text

Partial discharge detection system for counting PD signals in high voltage underground cable by using FPGA technology by Emilliano, Chakrabarty C.K., Ramasamy A.K., Ghani A.B.A.

“…Currently, FPGA (Field Programmable Gate Array) technology is being widely used for signal processing and control owing to its fast digital processing capability. …”

Mobile application learning programme to learn fundamental of data structure using Gagne's learning style / Muhammad Syafiq Izzuddin Bahrin by Muhammad Syafiq Izzuddin Bahrin

“…Besides, most of the studies declared that a major drawback for beginner programmer is having weak skills on planning and outline This android-based mobile application is design for learners who want to learn about fundamental ofdata structure especially for Computer Science students. …”
Get full text
Get full text

Low power multicarrier- code division multiple access receiver on field programmable gate array by Mohd Hassan, Siti Lailatul, Sulaiman, Nasri, Saparon, Azilah, Mohd Yussoff, Yusnani, Jaafar, Haslina

“…This paper presents a low power multi-carrier code division multiple access (MC-CDMA) receiver on field-programable gate array (FPGA). Most of the wireless application nowadays such as wireless sensor networks, portable computation and many more require a low power design. …”
Get full text
Get full text
Get full text

THREE BIT SUBTRACTION CIRCUIT VIA FIELD PROGRAMMABLE by Jaafar, Anuar, ARASID, NOORAISYAH, Hashim, Nik Mohd Zarifie, Abdul Latiff, anas, Abdul Rahim, Hazli Rafis

“…A FPGA is a semiconductor device containing programmable logic components called "logic blocks", and programmable interconnects. …”
Get full text
Get full text
Get full text

Online partial discharge counting system using microcontroller PIC 16F877A and FPGA technology by Emilliano, Chakrabarty C.K., Ghani A.B.A., Ramasamy A.K.

“…The research involve ISE Simulator version 10.1i (Xilinx) and ISE Xilinx Synthesized Technology (XST) using Very high integrated circuit Hardware Description Language (VHDL) programming to evaluate the use of Field Programming Gate Array (FPGA) for the detection and counting of partial discharge signals in high voltage underground cable. …”

FPGA Implementation of Emergency Door Car Entry System by Zaini Sulaiman

“…Emergency door car entry system can be implemented using Field Programmable Gate Array (FPGA) board. FPGA board is a board that can be programmed using source code to run the application that has been downloaded into it. …”
Get full text

VHDL implementation for measurement of the distance test distribution pattern of the Tri-Axial magnetic probe for the PD detection circuit system by using 3 GHz ADC and FPGA by Emilliano, Chakrabarty C.K., Ghani A.B.A., Ramasamy A.K.

“…The impulse signals at the input data have very fast rise time in the field can have a bandwith of about 200 - 600 MHz. …”

Cellular automation for efficient impulse noise removal and edge detection using graphic processor unit by Jalalian, Afsaneh

“…In the last few years, Graphics Processing Units have evolved into more flexible and powerful data-parallel processors. …”
Get full text
Get full text

Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array by Vakilian, Vida

“…This management is necessary, in order to make data suitable for expansion board. After signal management the channels need to be split into sixteen antenna array elements by a means of FPGA board. …”
Get full text
Get full text

A Genetic Programming-Machine Learning Based Optimal Power Generation Approach for PV Arrays During Partial Shading by Satpathy P.R., Ramachandaramurthy V.K., Sharma R., Thanikanti S.B., Bhowmik P., Sinha S.

“…Hence, considering these constraints, this paper suggests an array reconfiguration technique that uses the genetic programming-machine learning (GP-ML) approach for efficient operation of PV arrays during partial shading scenarios. …”

Labview™ for Nutra-Biostrip in Herbal Quality Assessment by Mohd Noor, Ahmad, Yap, Maxsim Mee Sim, Mohd Kamal, Mohamed, Ramly, Nil, Ali Yeon, Md Shakaff, Chang, Chew-Cheen

Get full text