Search Results - (( verification implementation path algorithm ) OR ( java segmentation using algorithm ))

Search alternatives:

  • Showing 1 - 9 results of 9
Refine Results
  1. 1
    Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area

    Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area by Lim , Yen Ruen

    Published 2017
    “…Among all of the cryptography measures, Secure Hash Algorithm 3 (SHA-3) is the newest and secure cryptographic hash algorithm in the current electronic industry. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  2. 2
    Image clustering comparison of two color segmentation techniques

    Image clustering comparison of two color segmentation techniques by Subramaniam, Kavitha Pichaiyan

    Published 2010
    “…Finally, the algorithm found, which would solve the image segmentation problem.…”
    Get full text
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  3. 3
    Design and Implementation of MDS Hash Function Algorithm Using Verilog HDL

    Design and Implementation of MDS Hash Function Algorithm Using Verilog HDL by Shamsiah, Suhaili, Cleopatra Chundang, Niam, Zainah, Md. Zain, Norhuzaimin, Julai

    Published 2020
    “…A few distinct applications of hash algorithms are digital signatures, digital time stamping and the message integrity verification. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  4. 4
    Development of web-based GIS for traffic management system with obstacle avoidance technique using open source software

    Development of web-based GIS for traffic management system with obstacle avoidance technique using open source software by Nik Yusoff, Nik Mohd Ramli

    Published 2014
    “…In order to calculate the shortest path between two nodes, Dijkstra algorithm was utilized. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  5. 5
    Design and implementation of MD5 hash function algorithm using verilog HDL

    Design and implementation of MD5 hash function algorithm using verilog HDL by Shamsiah, Suhaili, Niam, Cleopatra Chundang, Zainah, Md Zain, Norhuzaimin, Julai

    Published 2022
    “…A few distinct applications of hash algorithms are digital signatures, digital time stamping and the message integrity verification. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  6. 6
    Automatic Number Plate Recognition on android platform: With some Java code excerpts

    Automatic Number Plate Recognition on android platform: With some Java code excerpts by ., Abdul Mutholib, Gunawan, Teddy Surya, Kartiwi, Mira

    Published 2016
    “…On the other hand, the traditional algorithm using template matching only obtained 83.65% recognition rate with 0.97 second processing time. …”
    Get full text
    Get full text
    Get full text
    Book
    Save to List
    Saved in:
  7. 7
    Development of seven segment display recognition using TensorFlow on Raspberry Pi

    Development of seven segment display recognition using TensorFlow on Raspberry Pi by Gunawan, Teddy Surya, Mohammad Reduwan, Haque, Yaacob, Mashkuri, Mohamed Azmin, Nor Fadhillah, Ismail, Nanang, Ismail, Md Yusof, Kartiwi, Mira, A. Rahman, Azhar

    Published 2022
    Get full text
    Get full text
    Get full text
    Get full text
    Proceeding Paper
    Save to List
    Saved in:
  8. 8
    A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors

    A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors by Lee, Weng Fook

    Published 2008
    “…An adder algorithm using repetitive constructs in a parallel algorithm that allows for efficient and optimal synthesis for large data bus size is proposed as a suitable implementation for the adder within the ALU. …”
    Get full text
    Thesis
    Save to List
    Saved in:
  9. 9
    Low power pipelined FFT processor architecture on FPGA

    Low power pipelined FFT processor architecture on FPGA by Mohd Hassan, Siti Lailatul, Sulaiman, Nasri, Abdul Halim, Ili Shairah

    Published 2018
    “…The simulation part is done via Modelsim and verification through Matlab. While the implementation is done via Quartus on the Altera Cyclone IV FPGA board. …”
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:

Search Tools: