Search Results - (( verification implementation function algorithm ) OR ( java implementation path algorithm ))

Search alternatives:

Refine Results
  1. 1
    Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area

    Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area by Lim , Yen Ruen

    Published 2017
    “…Functionality verification is done using the test case provided by National Institute Standards and Technology (NIST). …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  2. 2
    Heavy Transportation Shortest Route using Dijkstra’s algorithm (HETRO) / Nurul Aqilah Ahmad Nezer

    Heavy Transportation Shortest Route using Dijkstra’s algorithm (HETRO) / Nurul Aqilah Ahmad Nezer by Ahmad Nezer, Nurul Aqilah

    Published 2017
    “…The development tools used in developing this project is NetBeans by using Java for the implementation of the coding. The methodology that used for developing this system is the Dijkstra’s algorithm. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  3. 3
    Embedded system for indoor guidance parking with Dijkstra’s algorithm and ant colony optimization

    Embedded system for indoor guidance parking with Dijkstra’s algorithm and ant colony optimization by Mohammad Ata, Karimeh Ibrahim

    Published 2019
    “…BST inserts the nodes in the way that the Dijkstra’s can find the empty parking in fastest way. Dijkstra’s algorithm initials the paths to finding the shortest path while ACO optimizes the paths. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  4. 4
    Path planning for unmanned aerial vehicle (UAV) using rotated accelerated method in static outdoor environment

    Path planning for unmanned aerial vehicle (UAV) using rotated accelerated method in static outdoor environment by Shaliza Hayati A. Wahab, Nordin Saad, Azali Saudi, Ali Chekima

    Published 2021
    “…In this study, a fast iterative method known as Rotated Successive Over-Relaxation (RSOR) is introduced. The algorithm is implemented in a self-developed 2D Java tool, UAV Planner. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  5. 5
    Design and Implementation of MDS Hash Function Algorithm Using Verilog HDL

    Design and Implementation of MDS Hash Function Algorithm Using Verilog HDL by Shamsiah, Suhaili, Cleopatra Chundang, Niam, Zainah, Md. Zain, Norhuzaimin, Julai

    Published 2020
    “…Among hash algorithms, MD5 is the most used hash function algorithm. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  6. 6
    Smart appointment organizer for mobile application / Mohd Syafiq Adam

    Smart appointment organizer for mobile application / Mohd Syafiq Adam by Adam, Mohd Syafiq

    Published 2009
    “…The main component of this prototype is the use of Dijkstra algorithm to compute the shortest path from source of appointment to the 6 points of destinations within UiTM Shah Alam. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  7. 7
    Design and implementation of MD5 hash function algorithm using verilog HDL

    Design and implementation of MD5 hash function algorithm using verilog HDL by Shamsiah, Suhaili, Niam, Cleopatra Chundang, Zainah, Md Zain, Norhuzaimin, Julai

    Published 2022
    “…Among hash algorithms, MD5 is the most used hash function algorithm. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  8. 8
    Implementing Station-to-Station protocol using Multi Prime RSA Cryptosystem / Muhammad Arif Musa Abdullah

    Implementing Station-to-Station protocol using Multi Prime RSA Cryptosystem / Muhammad Arif Musa Abdullah by Abdullah, Muhammad Arif Musa

    Published 2023
    “…The result will also produce the algorithm for implementing Multi Prime RSA cryptosystem into Station-to-Station protocol. …”
    Get full text
    Get full text
    Student Project
    Save to List
    Saved in:
  9. 9
    Design of a floating point unit for 32-bit 5 stage pipeline processor

    Design of a floating point unit for 32-bit 5 stage pipeline processor by Low, Wai Hau

    Published 2020
    “…The development project will start by studying the algorithm of addition on floating point numbers. The addition algorithm is then implemented in the FPU so that the FPU can perform addition on floating point numbers. …”
    Get full text
    Get full text
    Final Year Project / Dissertation / Thesis
    Save to List
    Saved in:
  10. 10
    Data modification attacks protection using blockchain signing and verification process in bluetooth low energy network / Aiman Nurrasyid Shahrul Kamil

    Data modification attacks protection using blockchain signing and verification process in bluetooth low energy network / Aiman Nurrasyid Shahrul Kamil by Shahrul Kamil, Aiman Nurrasyid

    Published 2020
    “…This research proposes some of the blockchain function which is signing and verification process on the BLE (Bluetooth Low Energy) network environment due the security issue on the BLE itself using three different hash algorithm MD5, SHA1 and SHA256. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  11. 11
    A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems

    A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems by Paniandi, Arul

    Published 2006
    “…The computation intensive modular multiplication operation is based on the Montgomery’s algorithm and implemented using systolic array architecture. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  12. 12
    Partial encryption of compressed images employing FPGA

    Partial encryption of compressed images employing FPGA by Reaz, Mamun Bin Ibne Ibne, Ibrahimy, Muhammad Ibn, Mohd-Yasin, F., Tan, SiewLin, Tan, HungKhoon

    Published 2005
    “…In this paper, we present the realization of of partial encryption of compressed images on Altera FLEX10K FPGA device that allows for efficient hardware implementation. The compression algorithm decomposes images into several different parts. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Proceeding Paper
    Save to List
    Saved in:
  13. 13
    An intelligent framework for modelling and active vibration control of flexible structures

    An intelligent framework for modelling and active vibration control of flexible structures by Mohd. Hashim, Siti Zaiton

    Published 2004
    “…The first controller design is formulated so as to allow on-line modeling, controller design and implementation and thus, yield a self-tuning control algorithm. …”
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  14. 14
    Development of web-based GIS for traffic management system with obstacle avoidance technique using open source software

    Development of web-based GIS for traffic management system with obstacle avoidance technique using open source software by Nik Yusoff, Nik Mohd Ramli

    Published 2014
    “…In order to calculate the shortest path between two nodes, Dijkstra algorithm was utilized. Obstacle avoidance technique was implemented in this algorithm to avoid the congested areas. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  15. 15
    An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware

    An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware by Hau, Yuan Wen

    Published 2005
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  16. 16
    A Hybrid Rough Sets K-Means Vector Quantization Model For Neural Networks Based Arabic Speech Recognition

    A Hybrid Rough Sets K-Means Vector Quantization Model For Neural Networks Based Arabic Speech Recognition by Babiker, Elsadig Ahmed Mohamed

    Published 2002
    “…A vector quantization model that incorporate rough sets attribute reduction and rules generation with a modified version of the K-means clustering algorithm was developed, implemented and tested as a part of a speech recognition framework, in which the Learning Vector Quantization (LVQ) neural network model was used in the pattern matching stage. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  17. 17
    AUTO-MANAGE PARKING SYSTEM (AMPS)

    AUTO-MANAGE PARKING SYSTEM (AMPS) by KHAIRUDDIN, MUHAMMAD AMIRUL SYAFIQ

    Published 2019
    “…For functionality, the system only able to serve its basic function and it still need few improvements. …”
    Get full text
    Get full text
    Final Year Project
    Save to List
    Saved in:
  18. 18
    Investigation on pattern based Algorithm for division by a constant number using Verilog code for optimization on the Nelust results

    Investigation on pattern based Algorithm for division by a constant number using Verilog code for optimization on the Nelust results by Fouziah Md Yassin, Ag Asri Ag Ibrahim, Zaturrawiah Ali Omar, Saturi Baco

    Published 2015
    “…The methodology of this research are involving design specification, high level design using C++, RTL level description using Verilog, functional verification and logic synthesis using two different technology library. …”
    Get full text
    Get full text
    Research Report
    Save to List
    Saved in:
  19. 19
    Case driven TLC model checker analysis in energy scenario

    Case driven TLC model checker analysis in energy scenario by Shkarupylo, Vadym, Blinov, Ihor V., Dusheba, Valentyna, Alsayaydeh, Jamil Abedalrahim Jamil

    Published 2023
    “…Addressing current situation in Ukraine, an energy domain is among the topical spheres, where safety critical business processes take place. To foster the functional safety of corresponding program-algorithmic solutions, the model checking techniques and related tools are applied to the formal specifications of named solutions. …”
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  20. 20
    Low power pipelined FFT processor architecture on FPGA

    Low power pipelined FFT processor architecture on FPGA by Mohd Hassan, Siti Lailatul, Sulaiman, Nasri, Abdul Halim, Ili Shairah

    Published 2018
    “…Fast Fourier Transform (FFT) processor is the hardware implementation for FFT algorithms for Discrete Fourier Transform (DFT) which compute any signal in time domain to frequency domain. …”
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:

Search Tools: