Search Results - (( variable extraction path algorithm ) OR ( parallel realization search algorithm ))

Search alternatives:

  • Showing 1 - 4 results of 4
Refine Results
  1. 1
    Probabilistic ensemble fuzzy ARTMAP optimization using hierarchical parallel genetic algorithms

    Probabilistic ensemble fuzzy ARTMAP optimization using hierarchical parallel genetic algorithms by Loo, C.K., Liew, W.S., Seera, M., Lim, Einly

    Published 2015
    “…This was achieved by mitigating convergence in the genetic algorithms by employing a hierarchical parallel architecture. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  2. 2
    Process Planning Optimization In Reconfigurable Manufacturing Systems

    Process Planning Optimization In Reconfigurable Manufacturing Systems by Musharavati, Farayi

    Published 2008
    “…The five (5) AADTs include; a variant of the simulated annealing algorithm that implements heuristic knowledge at critical decision points, two (2) cooperative search schemes based on a “loose hybridization” of the Boltzmann Machine algorithm with (i) simulated annealing, and (ii) genetic algorithm search techniques, and two (2) modified genetic algorithms. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  3. 3
    A review of slicing techniques in software engineering

    A review of slicing techniques in software engineering by Shah, Asadullah, Raza, Ali, Hassan, Basri, Shah, Abdul Salam

    Published 2015
    “…A common practice now is to extract the sub models out of the giant models based upon the slicing criteria. …”
    Get full text
    Get full text
    Get full text
    Proceeding Paper
    Save to List
    Saved in:
  4. 4
    Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui

    Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui by Muhammad Faisal , Siddiqui

    Published 2016
    “…Furthermore, variable databus widths are used in the data path of the proposed architecture, which leads to reducing the hardware cost and silicon area. …”
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:

Search Tools: