Search Results - (( programmes based reduction algorithm ) OR ( java application optimization algorithm ))
Search alternatives:
- application optimization »
- reduction algorithm »
- programmes based »
- java application »
- based reduction »
-
1
Optimization of blood vessel detection in retina images using multithreading and native code for portable devices
Published 2013Get full text
Get full text
Conference or Workshop Item -
2
Performance evaluation of real-time multiprocessor scheduling algorithms
Published 2016“…These results suggests that optimal algorithms may turn to be non-optimal when practically implemented, unlike USG which reveals far less scheduling overhead and hence could be practically implemented in real-world applications. …”
Get full text
Get full text
Conference or Workshop Item -
3
Route Optimization System
Published 2005“…After much research into the many algorithms available, and considering some, including Genetic Algorithm (GA), the author selected Dijkstra's Algorithm (DA). …”
Get full text
Get full text
Final Year Project -
4
-
5
Attribute reduction based scheduling algorithm with enhanced hybrid genetic algorithm and particle swarm optimization for optimal device selection
Published 2022“…Enhance hybrid genetic algorithm and particle Swarm optimization are developed to select the optimal device in either fog or cloud. …”
Get full text
Get full text
Article -
6
Ant colony optimization algorithm for load balancing in grid computing
Published 2012Get full text
Get full text
Get full text
Monograph -
7
-
8
Computer Lab Timetabling Using Genetic Algorithm Case Study - Unit ICT
Published 2006“…Genetic Algorithm is one of the most popular optimization solutions used in various applications such as scheduling. …”
Get full text
Get full text
Thesis -
9
-
10
Design Methodology and Analysis of Hash Function based-on Field Programmable Gate Array for Hash-based Message Authentication Code Application
Published 2025“…This is a significant reduction on the Stratix II GX. This indicates a 98.38% reduction in ALUTs and a 97.17% reduction in registers, highlighting the significant area efficiency of the proposed design. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
11
Improved genetic algorithm for direct current motor high speed controller implemented on field programmable gate array
Published 2019“…There are many researches have been done to optimize PI controller based evolutionary algorithm, such as Genetic Algorithm (GA). …”
Get full text
Get full text
Thesis -
12
Examination timetabling using genetic algorithm case study: KUiTTHO
Published 2005“…Genetic Algorithm (GA) is one of the most popular optimization solutions. …”
Get full text
Get full text
Thesis -
13
Low area Programmable Memory Built-In Self-Test (PMBIST) for small embedded ram cores / Nur Qamarina Mohd Noor
Published 2013“…It is justified that the cluster technique provides full-speed test and low area overhead for the programmable memory BIST controller. The proposed clustered FSM-based and microcode-based P-MBIST achieves around 15% and 32% of area reduction respectively. …”
Get full text
Get full text
Thesis -
14
Examination Timetabling Using Genetic Algorithm Case Study : KUiTTHO
Published 2005“…Genetic Algorithm (GA) is one of the most popular optimization solutions. …”
Get full text
Get full text
Get full text
Thesis -
15
Improving Class Timetabling using Genetic Algorithm
Published 2006“…We have targeted the research on class timetabling problem. Hence, Genetic Algorithm (GA) is used as one of the most popular optimization solutions. …”
Get full text
Get full text
Get full text
Thesis -
16
-
17
Parallel distributed genetic algorithm development based on microcontrollers framework
Published 2023Conference paper -
18
Features selection for intrusion detection system using hybridize PSO-SVM
Published 2016“…Hybridize Particle Swarm Optimization (PSO) as a searching algorithm and support vector machine (SVM) as a classifier had been implemented to cope with this problem. …”
Get full text
Get full text
Thesis -
19
Register Transfer Level Implementation Of Pooling - Based Feature Extraction For Finger Vein Identification
Published 2017“…The proposed algorithm was implemented on hardware using Verilog-HDL, and targeting Field Programmable Gate Array (FPGA) applications. …”
Get full text
Get full text
Thesis -
20
Digital Quran With Storage Optimization Through Duplication Handling And Compressed Sparse Matrix Method
Published 2024thesis::doctoral thesis
