Search Results - (( programmes _ path algorithm ) OR ( java implication tree algorithm ))

Search alternatives:

  • Showing 1 - 16 results of 16
Refine Results
  1. 1
    Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing

    Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing by Ch'ng, Heng Sun

    Published 2007
    “…This thesis proposes a graph processing hardware accelerator for shortest path algorithms applied in nanometer VLSI interconnect routing problems. …”
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  2. 2
    Develpoment of combinatorial optimisation for cutting tool path strategy

    Develpoment of combinatorial optimisation for cutting tool path strategy by Alsultaney, Hazem K., Mohd Ariffin, Mohd Khairol Anuar, Baharudin, B. T. Hang Tuah, Ali, Aidy, Mustapha, Faizal

    Published 2009
    “…The target was to develop models which mimic the actual cutting process using the Finite Element Method (FEM) and to validate the developed tool path strategy algorithm with the actual machining process and to programmer the developed algorithm into software. …”
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  3. 3
    Reusable data-path architecture for encryption-then-authentication on FPGA

    Reusable data-path architecture for encryption-then-authentication on FPGA by Abbas Y.A., Jidin R., Jamil N., Zaba M.R.

    Published 2023
    “…For this proposed reusable data-path, we have chosen LED algorithm for encryption and then PHOTON to generate the MAC code. …”
    Article
    Save to List
    Saved in:
  4. 4
    An experimental validation and optimisation tool path strategy for thin walled structure

    An experimental validation and optimisation tool path strategy for thin walled structure by Alsultaney, Hazem K., Mohd Ariffin, Mohd Khairol Anuar, Baharudin, B. T. Hang Tuah, Ali, Aidy, Mustapha, Faizal

    Published 2011
    “…The target was to develop models which mimic the actual cutting process using the finite element method (FEM), to validate the developed tool path strategy algorithm with the actual machining process and to programme the developed algorithm into the software. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  5. 5
    Development of low power viterbi decoder on complex programmable logic device platform

    Development of low power viterbi decoder on complex programmable logic device platform by Abu, Mohd Azlan

    Published 2018
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  6. 6
    OPTIMAL DATAPATH DESIGN FOR A CRYPTOGRAPHIC PROCESSOR: THE BLOWFISH ALGORITHM

    OPTIMAL DATAPATH DESIGN FOR A CRYPTOGRAPHIC PROCESSOR: THE BLOWFISH ALGORITHM by Zain Ali, Noohul Basheer, Noras, James

    Published 2001
    “…The design is suitable for implementation using small amounts of RAM and programmable logic.…”
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  7. 7
    Vision aided path planning for mobile robot

    Vision aided path planning for mobile robot by Rashidan, M. Ariff, Mohd Mustafah, Yasir, Abdul Hamid, Syamsul Bahrin, Y. A. M, Shawgi, Alang Md Rashid, Nahrul Khair

    Published 2014
    Get full text
    Get full text
    Get full text
    Get full text
    Proceeding Paper
    Save to List
    Saved in:
  8. 8
    Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation

    Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation by Ismail, Mohd. Izuan

    Published 2006
    “…The proposed AES Crypto-Processor accelerates the AES algorithm in reconfigurable Field Programmable Gate Arrays (FPGA). …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  9. 9
    A reliable time base routing framework with seamless networking operation for SDN / Nauman Khan

    A reliable time base routing framework with seamless networking operation for SDN / Nauman Khan by Nauman , Khan

    Published 2024
    “…PMTRF modules and their algorithms enable the isolation of the maintenance switch and the selection of the most reliable path for future affected flows based on input time provided by the administrator. …”
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  10. 10
    Performance evaluation of LTE scheduling techniques for heterogeneous traffic and different mobility scenarios

    Performance evaluation of LTE scheduling techniques for heterogeneous traffic and different mobility scenarios by Sukeran, Lukmanhakim, Habaebi, Mohamed Hadi, Zyoud, Al-Hareth, Musse, Mohamud Ahmed, Hameed, Shihab A., Azman, Amelia Wong, Islam, Md. Rafiqul

    Published 2014
    Get full text
    Get full text
    Get full text
    Get full text
    Get full text
    Proceeding Paper
    Save to List
    Saved in:
  11. 11
    A review on path collisions and resources usage in hybrid optical Network on Chip (HONoC)

    A review on path collisions and resources usage in hybrid optical Network on Chip (HONoC) by Razali R.A., Othman M.

    Published 2023
    Conference Paper
    Save to List
    Saved in:
  12. 12
    A new parameterized architectural design for SENSE reconstruction

    A new parameterized architectural design for SENSE reconstruction by Siddiqui, M.F., Reza, A.W., Kanesan, J., Omer, H.

    Published 2014
    “…This architecture is also synthesized for Field Programmable Gate Array (FPGA). Complex multiplier, divider and complex matrix multiplier modules are designed to implement the algorithm. …”
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  13. 13
    A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors

    A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors by Lee, Weng Fook

    Published 2008
    Get full text
    Thesis
    Save to List
    Saved in:
  14. 14
    Controller placement problem in the optimization of 5G based SDN and NFV architecture

    Controller placement problem in the optimization of 5G based SDN and NFV architecture by Ibrahim, Abeer Abdalla Zakaria

    Published 2021
    “…Third, the considered traffic paths across backup nodes and redundancy lengthen, increasing latency and power consumption in a network. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  15. 15
    Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui

    Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui by Muhammad Faisal , Siddiqui

    Published 2016
    “…This thesis aimed to investigate and develop a novel parameterized architecture design for SENSE algorithm. The proposed design is implemented on Field Programmable Gate Arrays (FPGAs) platform, which can provide real-time SENSE reconstruction right on the receiver coil data acquisition system with no need to transfer data to the MRI server. …”
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  16. 16
    Security testing of web applications for detecting and removing second-order SQL injection vulnerabilities

    Security testing of web applications for detecting and removing second-order SQL injection vulnerabilities by Draib, Najla'a Ateeq Mohammed

    Published 2022
    “…This technique also applies the removing algorithm, which uses escaping method to remove the detected vulnerabilities. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:

Search Tools: