Search Results - (( programme a coding algorithm ) OR ( java application customization algorithm ))

Refine Results
  1. 1

    Enhancing obfuscation technique for protecting source code against software reverse engineering by Mahfoudh, Asma

    Published 2019
    “…Obfuscation techniques allow the programmer to customize which part of the code to be obfuscated. …”
    Get full text
    Get full text
    Thesis
  2. 2

    FPGA Implementation of Emergency Door Car Entry System by Zaini Sulaiman

    Published 2008
    “…This kit contains everything that is needed to create a complete system-on-a-programmable-chip (SOPC) solution. …”
    Get full text
    Learning Object
  3. 3

    RISC-V instruction set extension on blockchain application by Cheong , Kin Seng

    Published 2024
    “…A RISC-V GNU toolchain was installed for the compilation of the programme. …”
    Get full text
    Get full text
    Final Year Project / Dissertation / Thesis
  4. 4
  5. 5

    Investigation on the dynamic of computation of semi autonomous evolutionary computation for syntactic optimization of a set of programming codes by Mohammad Sigit Arifianto, Tze, Kenneth Kin Teo, Liau, Chung Fan, Liawas Barukang, Zaturrawiah Ali Omar

    Published 2007
    “…Genetic Algorithm as one of the Evolutionary Computation method improve the execution of parallel programming codes by optimizing the number of processors and the distribution of data. …”
    Get full text
    Get full text
    Research Report
  6. 6

    Design Methodology and Analysis of Hash Function based-on Field Programmable Gate Array for Hash-based Message Authentication Code Application by SHAMSIAH BINTI, SUHAILI

    Published 2025
    “…All these design methodologies aim to confirm the effect of HDL coding style on the performance of hardware algorithms implemented on FPGA. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Thesis
  7. 7
  8. 8

    Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design by Shamsiah, Suhaili, Norhuzaimin, Julai, Rohana, Sapawi, Nordiana, Rajaee

    Published 2024
    “…It was successfully developed using Verilog Hardware Description Language (HDL) code with the implementation of a Field Programmable Gate Array (FPGA) device using the Altera Quartus II Computer-Aided Design (CAD) tool to enhance the maximum frequency of the design. …”
    Get full text
    Get full text
    Get full text
    Article
  9. 9

    Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design by Shamsiah, Suhaili, Norhuzaimin, Julai, Rohana, Sapawi, Nordiana, Rajaee

    Published 2024
    “…It was successfully developed using Verilog Hardware Description Language (HDL) code with the implementation of a Field Programmable Gate Array (FPGA) device using the Altera Quartus II Computer-Aided Design (CAD) tool to enhance the maximum frequency of the design. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Article
  10. 10

    Agent-based extraction algorithm for computational problem solving by Rajabi, Maryam

    Published 2015
    “…Therefore, utilizing the agent-based featured agents for this purpose is a benefit with the aim of helping novice programmers to understand the CPS without knowing the programming language. …”
    Get full text
    Get full text
    Thesis
  11. 11

    Design of a reconfigurable computing platform by Papu J.J., See O.H.

    Published 2023
    “…This paper describes a design of a reconfigurable computing platform (RCP) based on the Intel Xeon general purpose processor and the Nallatech BenNUEY-PCI-4E field programmable gate array (FPGA) motherboard. …”
    Conference paper
  12. 12

    Implementation Of FPGA Based Encryption Chip Using VHD - Data Encryption Standard (DES) Algorithm by Lim, Mui Liang

    Published 2006
    “…Cryptography has a long and fascinating history. Traditional Encryption Algorithms are implemented in software base because of the complexities involved in the operations. …”
    Get full text
    Get full text
    Monograph
  13. 13
  14. 14

    The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model by Abu, Mohd Azlan, Harun, Harlisya, Harmin, Mohammad Yazdi, Abdul Wahab, Noor Izzri, Abdul Kadir, Muhd Khairulzaman

    Published 2016
    “…Purpose – This paper aims to describe the real-time design and implementation of a Space Time Trellis Code decoder using Altera Complex Programmable Logic Devices (CPLD). …”
    Get full text
    Get full text
    Get full text
    Article
  15. 15

    Compiler-based prefetching algorithm for recursive data structure by Anuar, Nurulhaini

    Published 2007
    “…This best algorithm consists of greedy prefetching and prefetch array algorithms. …”
    Get full text
    Get full text
    Get full text
    Thesis
  16. 16
  17. 17

    Framework of Multi-Microcontroller Evaluation Tool for a use of Academic Environment by Selvakumar, Raja Saravana Kumar, Kamarul Hawari, Ghazali, Nik Mohd Kamil, Nik Yusof

    Published 2012
    “…The Multiple Microcontroller Evaluation Tool (MicroEVAT) thus consists of a programmer tool, a main board including adapters for a variety of chip packages, and plug-in modules. …”
    Get full text
    Get full text
    Get full text
    Article
  18. 18

    Framework of Designing Multiple Microcontroller Based Applications by Selvakumar, Raja Saravana Kumar, Kamarul Hawari, Ghazali, Nik Mohd Kamil, Nik Yusof

    Published 2011
    “…The Multiple Microcontroller Evaluation Tool (microEVAT) thus consists of a programmer tool, a main board including adapters for a variety of chip packages, and plug-in modules. …”
    Get full text
    Get full text
    Conference or Workshop Item
  19. 19

    Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin by Obaid, Zeyad Assi

    Published 2010
    “…Many of fuzzy control applications require real-time operation; higher density programmable logic devices such as Field Programmable Gate Array (FPGA) can be used to integrate large amounts of logic in a single IC. …”
    Get full text
    Get full text
    Thesis
  20. 20

    Design and analysis of high performance matrix filling for DNA sequence alignment accelerator using asic design flow: article / Nurzaima Mahmod by Mahmod, Nurzaima

    “…The scope of this paper is to optimize the DNA sequences alignment on the matrix rilling module by implementing a parallel method of the Smith-Waterman algorithm. …”
    Get full text
    Get full text
    Article