Search Results - (( program implementation max algorithm ) OR ( parallel optimization path algorithm ))
Search alternatives:
- program implementation »
- parallel optimization »
- implementation max »
- optimization path »
- path algorithm »
- max algorithm »
-
1
Tool path generation of contour parallel based on ant colony optimisation
Published 2016“…An Ant Colony Optimisation (ACO) method is used to optimize the tool path length because of its capability to find the shortest tool path length. …”
Get full text
Get full text
Article -
2
Minimizing machining airtime motion with an ant colony algorithm
Published 2016Get full text
Get full text
Article -
3
A multidimensional data descriptor tool based on fuzzy min max neural network algorithm
Published 2018“…They have been compare for their advantages and disadvantages. The implementation of Fuzzy Min Max Neural Network technique has been applied using Matlab Programming. …”
Get full text
Get full text
Get full text
Undergraduates Project Papers -
4
An event-driven simulation for highest urgency first (HUF) : a latency and modulation aware bandwidth allocation algorithm for WiMAX base stations.
Published 2013“…This research has focused at developing a discrete-event simulator to implement bandwidth allocation algorithms for a WiMAX base station.The highest urgency first algorithm has been utilized as a benchmark deployment algorithm in order to provide: dynamic downlink/uplink adjustment and latency guarantee for real-time applications. …”
Get full text
Get full text
Article -
5
-
6
Maximum 2-satisfiability in radial basis function neural network
Published 2020“…The simulated results suggest that the proposed algorithm is effective in doing MAX2SAT logic programming by analysing the performance by obtaining lower Root Mean Square Error, high ratio of satisfied clauses and lesser CPU time.…”
Get full text
Get full text
Get full text
Article -
7
Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array
Published 2008“…After modeling, the algorithm is implemented in DSP. By using the Hardware- In-Loop facility of DSP, the comparison between hardware implementation and software modeling is performed. …”
Get full text
Get full text
Thesis -
8
Restoration planning strategy of transmission system based on optimal energizing time of sectionalizing islands / Dian Najihah Abu Talib
Published 2019“…There are two discrete optimization techniques used in this work, which are the Artificial Bee Colony algorithm and Evolutionary Programming. …”
Get full text
Get full text
Get full text
Thesis -
9
Designing and Developing an Intelligent Congkak
Published 2011“…and “Can Min-Max algorithm (MM) be speeded up by using NN as a forward-pruning method?”. …”
Get full text
Get full text
Get full text
Thesis -
10
A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors
Published 2008“…Different adder architectures are investigated for suitability on synthesis implementation of large data bus size adder for efficient usage within the ALU. An adder algorithm using repetitive constructs in a parallel algorithm that allows for efficient and optimal synthesis for large data bus size is proposed as a suitable implementation for the adder within the ALU. …”
Get full text
Thesis -
11
CPLD based controller for single phase inverters
Published 2007“…A type of filter is used to improve the distortion in the output waveform. A design and implementation of PWM by using complex programmable logic device (CPLD) from Altera MaxPlus II is constructed and programmed. …”
Get full text
Get full text
Thesis -
12
CPLD based controller for single phase inverters
Published 2007“…A type of filter is used to improve the distortion in the output waveform. A design and implementation of PWM by using complex programmable logic device (CPLD) from Altera MaxPlus II is constructed and programmed. …”
Get full text
Get full text
Thesis -
13
A 'snowflake' geometrical representation for optimised degree six 3-modified chordal ring networks
Published 2016“…A tree visualisation was constructed based on its connectivity to enable the generation of formulae for optimal diameter and average optimal path lengths. …”
Get full text
Get full text
Conference or Workshop Item -
14
Detection of black hole nodes in mobile ad hoc network using hybrid trustworthiness and energy consumption techniques
Published 2017“…In this thesis, a hybrid detection algorithm mechanism has been proposed which combines two detection algorithms based on nodes’ trustworthiness and energy consumption in a parallel manner in order to detect the black hole nodes. …”
Get full text
Get full text
Get full text
Thesis -
15
Fast fourier transform processor implementation for high inputs on field programmable gates array
Published 2018“…Verilog Hardware Description Language (Verilog HDL) and VHDL Languages are used to program the algorithms into the FPGA. FFT algorithms will be implemented for up to 4096 points to measure the high load processing capability. …”
Get full text
Get full text
Get full text
Thesis -
16
FPGA Implementation of Emergency Door Car Entry System
Published 2008“…Emergency door car entry system can be implemented using Field Programmable Gate Array (FPGA) board. …”
Get full text
Learning Object -
17
SG-PBFS : Shortest Gap-Priority Based Fair Scheduling technique for job scheduling in cloud environment
Published 2024“…To conduct this experiment, we employed the CloudSim simulator, which is implemented using the Java programming language.…”
Get full text
Get full text
Get full text
Get full text
Article -
18
Online teleoperation of writing manipulator through graphics processing unit based accelerated stereo vision
Published 2021“…These algorithms are then parallelized using Compute Unified Device Architecture CUDA C language to run on Graphics Processing Unit GPU for hardware acceleration. …”
Get full text
Get full text
Thesis -
19
DC-based PV-powered home energy system
Published 2017“…A controller based on an algorithm of one time maximum power point (MPP) is proposed to mitigate those losses. …”
Get full text
Get full text
Thesis -
20
Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture
Published 2001“…However, the pDSP chip has better ability to perform number crunching algorithms simultaneously. The objective of this research is to design and implement a general-purpose programmable DSP (Digital Signal Processor) core. …”
Get full text
Get full text
Thesis
