Search Results - (( program a max algorithm ) OR ( java implication based algorithm ))
Search alternatives:
- implication based »
- java implication »
- max algorithm »
- program a »
- a max »
-
1
A multidimensional data descriptor tool based on fuzzy min max neural network algorithm
Published 2018“…The techniques is in the Neural Network which has a few popular techniques such as K-Nearest Neighbour Fuzzy Min Max, general Reflex Fuzzy Min Max to get some idea of methodologies, algorithm, techniques and concept of the whole existing project and research study. …”
Get full text
Get full text
Get full text
Undergraduates Project Papers -
2
An event-driven simulation for highest urgency first (HUF) : a latency and modulation aware bandwidth allocation algorithm for WiMAX base stations.
Published 2013“…This research has focused at developing a discrete-event simulator to implement bandwidth allocation algorithms for a WiMAX base station.The highest urgency first algorithm has been utilized as a benchmark deployment algorithm in order to provide: dynamic downlink/uplink adjustment and latency guarantee for real-time applications. …”
Get full text
Get full text
Article -
3
Maximum 2-satisfiability in radial basis function neural network
Published 2020“…MAX2SAT is a case of MAX-kSAT and is written in Conjunctive Normal Form (CNF) with two variables in each clause. …”
Get full text
Get full text
Get full text
Article -
4
Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array
Published 2008“…After signal management the channels need to be split into sixteen antenna array elements by a means of FPGA board. To do so, the verilog code is written for programming the FPGA base on the signal which is come from DSP. …”
Get full text
Get full text
Thesis -
5
Designing and Developing an Intelligent Congkak
Published 2011“…and “Can Min-Max algorithm (MM) be speeded up by using NN as a forward-pruning method?”. …”
Get full text
Get full text
Get full text
Thesis -
6
Fair energy-efficient resource allocation for downlink NOMA heterogeneous networks
Published 2020“…The mathematical formulation of the max-min energy efficiency is a non-convex fractional programming problem and is intractable. …”
Get full text
Get full text
Get full text
Article -
7
-
8
Building customer churn prediction models in Indonesian telecommunication company using decision tree algorithm
Published 2023“…Based on the results, the company is suggested to promote a retention program based in order to decrease customer churn rate.…”
Get full text
Get full text
Get full text
Conference or Workshop Item -
9
CPLD based controller for single phase inverters
Published 2007“…A design and implementation of PWM by using complex programmable logic device (CPLD) from Altera MaxPlus II is constructed and programmed. …”
Get full text
Get full text
Thesis -
10
CPLD based controller for single phase inverters
Published 2007“…A design and implementation of PWM by using complex programmable logic device (CPLD) from Altera MaxPlus II is constructed and programmed. …”
Get full text
Get full text
Thesis -
11
Digital Quran With Storage Optimization Through Duplication Handling And Compressed Sparse Matrix Method
Published 2024thesis::doctoral thesis -
12
SG-PBFS : Shortest Gap-Priority Based Fair Scheduling technique for job scheduling in cloud environment
Published 2024“…Firstly, a Priority-Based Fair Scheduling (PBFS) algorithm has been introduced to schedule jobs so that jobs can access the required resources at optimal times. …”
Get full text
Get full text
Get full text
Get full text
Article -
13
FPGA Implementation of Emergency Door Car Entry System
Published 2008“…VHDL can be used to model a digital system at many levels of abstraction ranging from the algorithmic level to the gate level. …”
Get full text
Learning Object -
14
Fast fourier transform processor implementation for high inputs on field programmable gates array
Published 2018“…Verilog Hardware Description Language (Verilog HDL) and VHDL Languages are used to program the algorithms into the FPGA. FFT algorithms will be implemented for up to 4096 points to measure the high load processing capability. …”
Get full text
Get full text
Get full text
Thesis -
15
Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture
Published 2001“…However, the pDSP chip has better ability to perform number crunching algorithms simultaneously. The objective of this research is to design and implement a general-purpose programmable DSP (Digital Signal Processor) core. …”
Get full text
Get full text
Thesis
