Search Results - (( processes verification path algorithm ) OR ( java application model algorithm ))
Search alternatives:
- processes verification »
- verification path »
- application model »
- java application »
- model algorithm »
- path algorithm »
-
1
-
2
Micro-sequencer based control unit design for a central processing unit
Published 2007“…Register transfer logic (RTL) level design methodology namely top level RTL architecture, RTL control algorithm, data path unit design, RTL control sequence table, microsequencer control unit design, integration of control unit and data path unit, and the functional simulation for the design verification are included in this research.…”
Get full text
Get full text
Get full text
Thesis -
3
Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area
Published 2017“…Cryptographic hash functions are generally the basis of a secure network and used for data integrity verification. Cryptographic hash functions carried out processes such as identity verification, file integrity checking, secure key passing, and source code version control. …”
Get full text
Get full text
Thesis -
4
Development Of Generative Computer-Aided Process Planning System For Lathe Machining
Published 2019“…These parameters were then useful for tooling selections and tool-path planning. The results from the automatic feature recognitions show less than 0.02% of error in comparison of algorithm overall delta volume, (ODValg) and the manual calculation ODV, (ODVmanual). …”
Get full text
Get full text
Thesis -
5
Provider independent cryptographic tools
Published 2003Get full text
Get full text
Get full text
Monograph -
6
HOOPOE: High performance and efficient anonymous handover authentication protocol for flying out of zone UAVs
Published 2023“…Therefore, this paper presents a high-performance and efficient anonymous handover authentication protocol to secure the drone traveling path. The protocol utilizes the advantages of the AES-RSA algorithm to provide efficient and secure key management and a fast verification and signature generation that speeds up drone authentication. …”
Get full text
Get full text
Article -
7
Optimization of blood vessel detection in retina images using multithreading and native code for portable devices
Published 2013Get full text
Get full text
Conference or Workshop Item -
8
Real-time algorithmic music composition application.
Published 2022“…This project is about the study of evolutionary music, and focuses on the development of an algorithmic music composer using the Java programming language. …”
Get full text
Get full text
Final Year Project / Dissertation / Thesis -
9
New optimization feature for the developed open cnc controller based on ISO 6983 and ISO 14649
Published 2021“…However, this system has some limitations, such as tool path optimization. This research aims to minimize tool path airtime during machining of input ISO codes via an ant colony optimization algorithm. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
10
Direct approach for mining association rules from structured XML data
Published 2012Get full text
Get full text
Thesis -
11
-
12
-
13
A Toolkit for Simulation of Desktop Grid Environment
Published 2014“…In this type of environment it is nearly impossible to prove the effectiveness of a scheduling algorithm. Hence the main objective of this study is to develop a desktop grid simulator toolkit for measuring and modeling scheduler algorithm performance. …”
Get full text
Get full text
Final Year Project -
14
A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors
Published 2008“…To prove the concept that such a large bit size VLIW microprocessor can indeed be implemented, the said VLIW microprocessor of bitsize 64/128/256 is programmed on an Altera Stratix 2 EP2S180F1508I4 FPGA and back annotated for verification. In the TSMC 0.35 micron process implementation of the work, the critical path of the VLIW microprocessor of data bus size 128/256/512 is analyzed with its worst path within the adder of the ALU in the execute stage. …”
Get full text
Thesis -
15
Secure Image Steganography Using Encryption Algorithm
Published 2016“…The objective of this study is to enhance the confidentiality and security of the image steganography application by combining cryptography algorithm. In this proposed model, the RSA algorithm is used to encrypt a secret message into an unreadable ciphertext before hiding it in the image. …”
Get full text
Get full text
Conference or Workshop Item -
16
A Feature Ranking Algorithm in Pragmatic Quality Factor Model for Software Quality Assessment
Published 2013“…This thesis describes original research in the field of software quality model by presenting a Feature Ranking Algorithm (FRA) for Pragmatic Quality Factor (PQF) model. …”
Get full text
Get full text
Get full text
Thesis -
17
Parallel distributed genetic algorithm development based on microcontrollers framework
Published 2023Subjects:Conference paper -
18
Low power pipelined FFT processor architecture on FPGA
Published 2018“…Pipelined FFT processor design on FPGA will speed up the design process and flexibility. This paper provides a survey of three types of pipelined FFT architecture, radix-8, radix-4 single path feedback (R4SDF) and radix-4 single-pasth delay commutator implemented on FPGA. …”
Get full text
Get full text
Conference or Workshop Item -
19
Network game (Literati) / Chung Mei Kuen
Published 2003“…Therefore, efficient and robust servers that process separate client connections in separate threads are needed. Java applet is a well-known and widely used example of mobile code (a variation on the traditional client-server model). …”
Get full text
Get full text
Thesis -
20
Automated time series forecasting
Published 2011Get full text
Get full text
Get full text
Monograph
