Search Results - (( parallel optimization max algorithm ) OR ( parallel estimation mining algorithm ))

  • Showing 1 - 1 results of 1
Refine Results
  1. 1

    Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture by Lee, Lini @ Lini Lee

    Published 2001
    “…Based on the verification done on Programmable Logic Device (PLO) of MAX 7000s family, the operation can be executed in 40 MIPS (Million instructions per second). …”
    Get full text
    Get full text
    Thesis