Search Results - (( java segmentation using algorithm ) OR ( programme a coding algorithm ))
Search alternatives:
- java segmentation »
- coding algorithm »
- using algorithm »
- programme a »
-
1
Image clustering comparison of two color segmentation techniques
Published 2010“…Finally, the algorithm found, which would solve the image segmentation problem.…”
Get full text
Get full text
Get full text
Get full text
Thesis -
2
Automatic Number Plate Recognition on android platform: With some Java code excerpts
Published 2016“…On the other hand, the traditional algorithm using template matching only obtained 83.65% recognition rate with 0.97 second processing time. …”
Get full text
Get full text
Get full text
Book -
3
Development of seven segment display recognition using TensorFlow on Raspberry Pi
Published 2022Get full text
Get full text
Get full text
Get full text
Proceeding Paper -
4
FPGA Implementation of Emergency Door Car Entry System
Published 2008“…This kit contains everything that is needed to create a complete system-on-a-programmable-chip (SOPC) solution. …”
Get full text
Learning Object -
5
RISC-V instruction set extension on blockchain application
Published 2024“…A RISC-V GNU toolchain was installed for the compilation of the programme. …”
Get full text
Get full text
Final Year Project / Dissertation / Thesis -
6
Booth’s Algorithm Design Using Field Programmable Gate Array
Published 2014Get full text
Get full text
Get full text
Article -
7
Investigation on the dynamic of computation of semi autonomous evolutionary computation for syntactic optimization of a set of programming codes
Published 2007“…Genetic Algorithm as one of the Evolutionary Computation method improve the execution of parallel programming codes by optimizing the number of processors and the distribution of data. …”
Get full text
Get full text
Research Report -
8
Design Methodology and Analysis of Hash Function based-on Field Programmable Gate Array for Hash-based Message Authentication Code Application
Published 2025“…All these design methodologies aim to confirm the effect of HDL coding style on the performance of hardware algorithms implemented on FPGA. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
9
-
10
Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
Published 2024“…It was successfully developed using Verilog Hardware Description Language (HDL) code with the implementation of a Field Programmable Gate Array (FPGA) device using the Altera Quartus II Computer-Aided Design (CAD) tool to enhance the maximum frequency of the design. …”
Get full text
Get full text
Get full text
Article -
11
Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
Published 2024“…It was successfully developed using Verilog Hardware Description Language (HDL) code with the implementation of a Field Programmable Gate Array (FPGA) device using the Altera Quartus II Computer-Aided Design (CAD) tool to enhance the maximum frequency of the design. …”
Get full text
Get full text
Get full text
Get full text
Article -
12
Agent-based extraction algorithm for computational problem solving
Published 2015“…Therefore, utilizing the agent-based featured agents for this purpose is a benefit with the aim of helping novice programmers to understand the CPS without knowing the programming language. …”
Get full text
Get full text
Thesis -
13
Design of a reconfigurable computing platform
Published 2023“…This paper describes a design of a reconfigurable computing platform (RCP) based on the Intel Xeon general purpose processor and the Nallatech BenNUEY-PCI-4E field programmable gate array (FPGA) motherboard. …”
Conference paper -
14
Implementation Of FPGA Based Encryption Chip Using VHD - Data Encryption Standard (DES) Algorithm
Published 2006“…Cryptography has a long and fascinating history. Traditional Encryption Algorithms are implemented in software base because of the complexities involved in the operations. …”
Get full text
Get full text
Monograph -
15
-
16
The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model
Published 2016“…Purpose – This paper aims to describe the real-time design and implementation of a Space Time Trellis Code decoder using Altera Complex Programmable Logic Devices (CPLD). …”
Get full text
Get full text
Get full text
Article -
17
Compiler-based prefetching algorithm for recursive data structure
Published 2007“…This best algorithm consists of greedy prefetching and prefetch array algorithms. …”
Get full text
Get full text
Get full text
Thesis -
18
-
19
Framework of Multi-Microcontroller Evaluation Tool for a use of Academic Environment
Published 2012“…The Multiple Microcontroller Evaluation Tool (MicroEVAT) thus consists of a programmer tool, a main board including adapters for a variety of chip packages, and plug-in modules. …”
Get full text
Get full text
Get full text
Article -
20
Framework of Designing Multiple Microcontroller Based Applications
Published 2011“…The Multiple Microcontroller Evaluation Tool (microEVAT) thus consists of a programmer tool, a main board including adapters for a variety of chip packages, and plug-in modules. …”
Get full text
Get full text
Conference or Workshop Item
