Search Results - (( java objective scheduling algorithm ) OR ( program implementation max algorithm ))

SG-PBFS : Shortest Gap-Priority Based Fair Scheduling technique for job scheduling in cloud environment by Murad, Saydul Akbar, Zafril Rizal, M. Azmi, Muzahid, Abu Jafar Md, Bhuiyan, Md Khairul Bashar, Saib, Md, Rahimi, Nick, Prottasha, Nusrat Jahan, Bairagi, Anupam Kumar

“…To address this issue, the main objective of this research is to improve the existing Priority Rules (PR) cloud schedulers by developing a new dynamic scheduling algorithm by manipulating the gaps in the cloud job schedule. …”
Get full text
Get full text
Get full text
Get full text

Improving resource management with multi-instance broker scheduling algorithm in hierarchical grid computing by Yahaya, Bakri

“…Multi-Instance Broker Scheduling Algorithm (MiBSA) has been proposed as a new scheduling algorithm to get rid of the drawback from the iHLBA algorithm. …”
Get full text
Get full text
Get full text

A Toolkit for Simulation of Desktop Grid Environment by FOROUSHAN, PAYAM CHINI

“…In this type of environment it is nearly impossible to prove the effectiveness of a scheduling algorithm. Hence the main objective of this study is to develop a desktop grid simulator toolkit for measuring and modeling scheduler algorithm performance. …”
Get full text
Get full text

OPTIMIZED MIN-MIN TASK SCHEDULING ALGORITHM FOR SCIENTIFIC WORKFLOWS IN A CLOUD ENVIRONMENT by Murad S.S., Badeel R., Alsandi N.S.A., Alshaaya R.F., Ahmed R.A., Muhammed A., Derahman M.

“…To achieve this, we propose a new noble mechanism called Optimized Min-Min (OMin-Min) algorithm, inspired by the Min-Min algorithm. The objectives of this work are: i) to provide a comprehensive review of the cloud and scheduling process; ii) to classify the scheduling strategies and scientific workflows; iii) to implement our proposed algorithm with various scheduling algorithms (i.e., Min-Min, Round-Robin, Max-Min, and Modified Max-Min) for performance comparison, within different cloudlet sizes (i.e., small, medium, large, and heavy) in three scientific workflows (i.e., Montage, Epigenomics, and SIPHT); and iv) to investigate the performance of the implemented algorithms by using CloudSim. …”

Implementation of locust inspired scheduling algorithm with huge number of servers for energy efficiency in a cloud datacenter by Azhar, Nur Huwaina

“…Cloudsim is used as Discrete Event Simulation tool and Java as coding language to evaluate LACE algorithm. …”
Get full text
Get full text

A multidimensional data descriptor tool based on fuzzy min max neural network algorithm by Fatin Nurjannah, Salauddin

“…They have been compare for their advantages and disadvantages. The implementation of Fuzzy Min Max Neural Network technique has been applied using Matlab Programming. …”
Get full text
Get full text
Get full text

An event-driven simulation for highest urgency first (HUF) : a latency and modulation aware bandwidth allocation algorithm for WiMAX base stations. by Naghshbandi, Danial, Subramaniam, Shamala, Moghadam, Saeed Rahimi

“…This research has focused at developing a discrete-event simulator to implement bandwidth allocation algorithms for a WiMAX base station.The highest urgency first algorithm has been utilized as a benchmark deployment algorithm in order to provide: dynamic downlink/uplink adjustment and latency guarantee for real-time applications. …”
Get full text
Get full text

Maximum 2-satisfiability in radial basis function neural network by Shehab Abdulhabib Alzaeemi, Saratha Sathasivam, Mohd Shareduwan Mohd Kasihmuddin, Mohd. Asyraf Mansor

“…The simulated results suggest that the proposed algorithm is effective in doing MAX2SAT logic programming by analysing the performance by obtaining lower Root Mean Square Error, high ratio of satisfied clauses and lesser CPU time.…”
Get full text
Get full text
Get full text

Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array by Vakilian, Vida

“…After modeling, the algorithm is implemented in DSP. By using the Hardware- In-Loop facility of DSP, the comparison between hardware implementation and software modeling is performed. …”
Get full text
Get full text

Smart student timetable planner by Wong, Xin Tong

“…The objectives of this project are to generate conflict-free and customizable schedules, enable real-time collaboration among students, and offer administrative tools for maintaining course information. …”
Get full text
Get full text

Classroom finder system with student availability, space and time constraint by Loh, Yong Bin

“…The primary focus of the system is on facilitating efficient and conflict-free room assignments while considering various constraints and requirements by exploring the suitable Artificial Intelligence approaches and scheduling algorithms. Therefore, the project scopes are to identify the specific constraints and requirements to be considered in the Classroom Finder System and also explore the suitable Artificial Intelligence approaches and room allocation and scheduling algorithms. …”
Get full text
Get full text

Designing and Developing an Intelligent Congkak by Muhammad Safwan, Mohd Shahidan

“…and “Can Min-Max algorithm (MM) be speeded up by using NN as a forward-pruning method?”. …”
Get full text
Get full text
Get full text

CPLD based controller for single phase inverters by Saiman, Suhaimi

“…A type of filter is used to improve the distortion in the output waveform. A design and implementation of PWM by using complex programmable logic device (CPLD) from Altera MaxPlus II is constructed and programmed. …”
Get full text
Get full text

CPLD based controller for single phase inverters by Saiman, Suhaimi

“…A type of filter is used to improve the distortion in the output waveform. A design and implementation of PWM by using complex programmable logic device (CPLD) from Altera MaxPlus II is constructed and programmed. …”
Get full text
Get full text

Fast fourier transform processor implementation for high inputs on field programmable gates array by Ali Abbas, Zaid

“…Verilog Hardware Description Language (Verilog HDL) and VHDL Languages are used to program the algorithms into the FPGA. FFT algorithms will be implemented for up to 4096 points to measure the high load processing capability. …”
Get full text
Get full text
Get full text

FPGA Implementation of Emergency Door Car Entry System by Zaini Sulaiman

“…Emergency door car entry system can be implemented using Field Programmable Gate Array (FPGA) board. …”
Get full text

Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture by Lee, Lini @ Lini Lee

“…However, the pDSP chip has better ability to perform number crunching algorithms simultaneously. The objective of this research is to design and implement a general-purpose programmable DSP (Digital Signal Processor) core. …”
Get full text
Get full text