Search Results - (( java implication based algorithm ) OR ( programming language descriptive algorithm ))
Search alternatives:
- descriptive algorithm »
- language descriptive »
- implication based »
- java implication »
-
1
CAR TRACTION CONTROL SYSTEM
Published 2007“…It is useful when the driving condition is uncontrolled. The core programming language which will be used as the hardware description language is VHSIC Hardware Description Language (VHDL). …”
Get full text
Get full text
Final Year Project -
2
Booth’s Algorithm Design Using Field Programmable Gate Array
Published 2014“…The high speed operation and less space and energy required had made the digital devices more preferred.This project is to design digital system which performed fixed point Booth Multiplier Algorithm where the design system would be developed using hardware description language (HDL),in this case,VHDL (VHSIC Hardware Description Language),VHSIC stands for Very High Speed Integrated Circuit.In this project would be used Xilinx ISE 10.1which is the software used to designed digital system for Xilinx manufactured FPGA board.In Xilinx have two main languages which are VHDL and Verilog.For design Booth’s Multiplier Algorithm we used Verilog code which is has to create the program module and test bench.In that case,to design digital system will have input and output which is input is 8 bits and output is 16 bits.Finally, it is proven that the system created can calculate and yield a fixed point multiplied output of the input value. …”
Get full text
Get full text
Get full text
Article -
3
Encryption using FPGA
Published 2008“…The AES algorithm is capable of using cryptographic keys of 128, 192, and 256 bits, this project implements the 128 bit standard on a Field Programming Gate Array (FPGA) using the VHDL, a hardware description language.…”
Get full text
Get full text
Undergraduates Project Papers -
4
Implementation of PRINCE algorithm in FPGA
Published 2023“…Algorithms; Application programs; Cryptography; Field programmable gate arrays (FPGA); Hardware; Hardware security; High speed cameras; Integrated circuit design; Logic Synthesis; Security of data; Throughput; Architectural modeling; Block ciphers; Cryptographic algorithms; Hardware implementations; PRINCE; Software implementation; Very high speed integrated circuits; VHDL; Computer hardware description languages…”
Conference Paper -
5
-
6
Voice-Assisted News App using Natural Language Processing
Published 2024“…Through integration with diverse news sources and the application of sophisticated algorithms, the program generates an individualized news stream for every user, ensuring they receive the latest and most relevant information. …”
Get full text
Get full text
Get full text
Get full text
Article -
7
Optimal forwarding routing protocol in ipv6-based wireless sensor network
Published 2009“…In WSNs, TinyOS is the most widely used operating system. Thus, programming code of the OF routing protocol algorithm is written using NesC language, which is a high level programming language that emulates the syntax and functionality of hardware description languages, and provides components for communication, thread coordination, and hardware abstraction. …”
Get full text
Get full text
Thesis -
8
Web page design for electronic commerce / Lee Fong Wai
Published 2003“…The sixth part covers the system implementation that involved the transformation of modules and algorithm into implementable commands by using the specified programming languages. …”
Get full text
Get full text
Thesis -
9
Implementation of quantization in MPEG-2 encoder using Xilinx FPGA technology
Published 2007“…Very High Speed Hardware Description Language (VHDL) is used to program the behavioral logic design of quantization. …”
Get full text
Get full text
Student Project -
10
Facilitating English Language teaching through AI- based drama in Palestine
Published 2025“…Utilizing SPSS (V. 23), descriptive statistics, independent sample t- tests, and ANOVA tests were employed to analyze the data. …”
Get full text
Get full text
Get full text
Book Chapter -
11
-
12
Digital Quran With Storage Optimization Through Duplication Handling And Compressed Sparse Matrix Method
Published 2024thesis::doctoral thesis -
13
Design and implementation of real data fast fourier transform processor on field programmable gates array
Published 2015“…In order to program the FPGA, Verilog Hardware Description Language (Verilog HDL) is used. …”
Get full text
Get full text
Thesis -
14
Fast fourier transform processor implementation for high inputs on field programmable gates array
Published 2018“…Verilog Hardware Description Language (Verilog HDL) and VHDL Languages are used to program the algorithms into the FPGA. …”
Get full text
Get full text
Get full text
Thesis -
15
Fpga-Based Accelerator For The Identification Of Finger Vein Pattern Via K-Nearest Centroid Neighbors
Published 2016“…The proposed architecture is written in Verilog Hardware Description Language (HDL) and programmed into Altera Development and Educational Board, DE2-115 through Quartus II 15.0. …”
Get full text
Get full text
Thesis -
16
FPGA Implementation of Emergency Door Car Entry System
Published 2008“…Widely used are VHSIC Hardware Description Language (VHDL) and Verilog. VHSIC is an acronym for Very High-Speed Integrated Circuits. …”
Get full text
Learning Object -
17
-
18
Optimized fast fourier transform architecture using instruction set architecture extension in low-end digital signal controller
Published 2018“…The entire architecture is described in Verilog Hardware Description Language (HDL) and implemented on the Virtex-6 FPGA board. …”
Get full text
Get full text
Get full text
Thesis -
19
Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture
Published 2001“…Using, VHDL (Very-High-Speed-Integrated-Circuit Hardware Description Language) as design tool has the advantage in optimizing the pDSP hardware requirement with ease where varying the size of units such as register files (RF), program sequencer (PS), data address generator (DAG), arithmetic logic unit (ALU), multiply-accumulator (MAC) and shifter can be done by changing the data width or bit values. …”
Get full text
Get full text
Thesis
