Search Results - (( java implication based algorithm ) OR ( gate evaluation path algorithm ))

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation by Ismail, Mohd. Izuan

“…The proposed AES Crypto-Processor accelerates the AES algorithm in reconfigurable Field Programmable Gate Arrays (FPGA). …”
Get full text
Get full text

A review on path collisions and resources usage in hybrid optical network on chip (HONoC) by Razali, Rina Azlin, Othman, Mohamed

“…The purpose of this paper is to evaluate main problems in HONoC. From the evaluation, three main problems has been identified which are path collisions, low resource usage and high power consumption in HONoC.…”
Get full text
Get full text

A review on path collisions and resources usage in hybrid optical Network on Chip (HONoC) by Razali R.A., Othman M.

Flexible window-based scheduling with critical worst case latency evaluations for real time traffic in time sensitive networks by Muftah, Shalghum Khaled

“…Also, implementing all GCLs in the selected path based on TT evaluations without considering their impacts on the AVB performance results in improper scheduling designs. …”
Get full text
Get full text

The implications for ahybrid detection technique against malicious sqlattacks on web applications by Bahjat Arif, Sarajaldeen Akram, Wani, Sharyar

Get full text
Get full text
Get full text

Digital Quran With Storage Optimization Through Duplication Handling And Compressed Sparse Matrix Method by Ashraf Saleh Mohammad Alomoush