Search Results - (( java implication based algorithm ) OR ( _ verification path algorithm ))

Biometric signature verification using pen position, time, velocity and pressure parameters by Mailah, Musa, Lim, Boon Han

“…A novel algorithm has been applied that provides the ability to produce consistent and high accuracy verification result and maintain the speed of verification. …”
Get full text
Get full text

Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area by Lim , Yen Ruen

“…Among all of the cryptography measures, Secure Hash Algorithm 3 (SHA-3) is the newest and secure cryptographic hash algorithm in the current electronic industry. …”
Get full text
Get full text

HOOPOE: High performance and efficient anonymous handover authentication protocol for flying out of zone UAVs by Khalid, Haqi, Hashim, Shaiful Jahari, Hashim, Fazirulhisyam, Syed Ahamed, Sharifah Mumtazah, Chaudhary, Muhammad Akmal, Altarturi, Hamza H. M., Saadoon, Muntadher

“…Therefore, this paper presents a high-performance and efficient anonymous handover authentication protocol to secure the drone traveling path. The protocol utilizes the advantages of the AES-RSA algorithm to provide efficient and secure key management and a fast verification and signature generation that speeds up drone authentication. …”
Get full text
Get full text

Very Large Scale Integration Cell Based Path Extractor For Physical To Layout Mapping In Fault Isolation Work by Pragasam, Matthew

“…Performance differs an average of 12.6 % (iteration count) with keeping maximum allowable depth of search constant. Paths of net sequences were consistent throughout the verification of the path extractor program. …”
Get full text
Get full text

Development of web-based GIS for traffic management system with obstacle avoidance technique using open source software by Nik Yusoff, Nik Mohd Ramli

“…In order to calculate the shortest path between two nodes, Dijkstra algorithm was utilized. …”
Get full text
Get full text

Micro-sequencer based control unit design for a central processing unit by Tan, Chang Hai

“…Register transfer logic (RTL) level design methodology namely top level RTL architecture, RTL control algorithm, data path unit design, RTL control sequence table, microsequencer control unit design, integration of control unit and data path unit, and the functional simulation for the design verification are included in this research.…”
Get full text
Get full text
Get full text

Development Of Generative Computer-Aided Process Planning System For Lathe Machining by Zubair, Ahmad Faiz

“…These parameters were then useful for tooling selections and tool-path planning. The results from the automatic feature recognitions show less than 0.02% of error in comparison of algorithm overall delta volume, (ODValg) and the manual calculation ODV, (ODVmanual). …”
Get full text
Get full text

New optimization feature for the developed open cnc controller based on ISO 6983 and ISO 14649 by Obayes, Noor Hatem

“…However, this system has some limitations, such as tool path optimization. This research aims to minimize tool path airtime during machining of input ISO codes via an ant colony optimization algorithm. …”
Get full text
Get full text
Get full text
Get full text

Design and Implementation of MDS Hash Function Algorithm Using Verilog HDL by Shamsiah, Suhaili, Cleopatra Chundang, Niam, Zainah, Md. Zain, Norhuzaimin, Julai

“…A few distinct applications of hash algorithms are digital signatures, digital time stamping and the message integrity verification. …”
Get full text
Get full text
Get full text

The implications for ahybrid detection technique against malicious sqlattacks on web applications by Bahjat Arif, Sarajaldeen Akram, Wani, Sharyar

Get full text
Get full text
Get full text

Design and implementation of MD5 hash function algorithm using verilog HDL by Shamsiah, Suhaili, Niam, Cleopatra Chundang, Zainah, Md Zain, Norhuzaimin, Julai

“…A few distinct applications of hash algorithms are digital signatures, digital time stamping and the message integrity verification. …”
Get full text
Get full text
Get full text
Get full text

A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors by Lee, Weng Fook

“…To prove the concept that such a large bit size VLIW microprocessor can indeed be implemented, the said VLIW microprocessor of bitsize 64/128/256 is programmed on an Altera Stratix 2 EP2S180F1508I4 FPGA and back annotated for verification. In the TSMC 0.35 micron process implementation of the work, the critical path of the VLIW microprocessor of data bus size 128/256/512 is analyzed with its worst path within the adder of the ALU in the execute stage. …”
Get full text

Digital Quran With Storage Optimization Through Duplication Handling And Compressed Sparse Matrix Method by Ashraf Saleh Mohammad Alomoush

Low power pipelined FFT processor architecture on FPGA by Mohd Hassan, Siti Lailatul, Sulaiman, Nasri, Abdul Halim, Ili Shairah

“…The simulation part is done via Modelsim and verification through Matlab. While the implementation is done via Quartus on the Altera Cyclone IV FPGA board. …”
Get full text
Get full text

Fingerprint frontier: the evolution of biometric security by Khalifa, Othman Omran

“…Chapter two provides a detailed lens into the core mechanics, followed by an exploration of the algorithms that drive the matching processes in Chapter Three. …”
Get full text
Get full text
Get full text

Digital forensic investigation reduction model (DIFReM) for Windows 10 OS by Shayau, Yazid Haruna

“…By putting a very few files (12) in such large dataset, we made it more difficult to detect but the tool detected all modified files, added files, deleted files with modified file header, files with changed extension and also files with failed hash verification – this represented a 100% detection rate. …”
Get full text
Get full text