Search Results - (( java implementation phase algorithm ) OR ( programming ps function algorithm ))

  • Showing 1 - 4 results of 4
Refine Results
  1. 1

    Web-based clustering tool using fuzzy k-mean algorithm / Ahmad Zuladzlan Zulkifly by Zulkifly, Ahmad Zuladzlan

    Published 2019
    “…All the algorithm for the engine has been developed by using Java script language. …”
    Get full text
    Get full text
    Thesis
  2. 2

    Optimal route checking using genetic algorithm for UiTM's bus services / Tengku Salman Fathi Tengku Jaafar by Tengku Jaafar, Tengku Salman Fathi

    Published 2006
    “…Although from human logical thinking, the route can be generated easily but the calculation of checking the route whether it is optimal route or not is difficult and will take long time to be implemented. This research study with the development of the Optimal Route Checking Using Genetic Algorithm system should solve this scenario. …”
    Get full text
    Get full text
    Thesis
  3. 3

    Implementing a novel hybrid maximum power point tracking technique in DSP via Simulink/MATLAB under partially shaded conditions by Hajighorbani, Shahrooz, Mohd Radzi, Mohd Amran, Ab Kadir, Mohd Zainal Abidin, Shafie, Suhaidi, Mohd Zainuri, Muhammad Ammirrul Atiqi

    Published 2016
    “…The hybrid method can track the GMPP when a partial shadow occurs either before or after acquiring the MPP under uniform conditions. When PS occurs after obtaining the MPP during uniform conditions, the new operating point should be specified by the modified linear function, which reduces the searching zone of the GMPP and has a significant effect on reducing the reaching time of the GMPP. …”
    Get full text
    Get full text
    Get full text
    Article
  4. 4

    Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture by Lee, Lini @ Lini Lee

    Published 2001
    “…Using, VHDL (Very-High-Speed-Integrated-Circuit Hardware Description Language) as design tool has the advantage in optimizing the pDSP hardware requirement with ease where varying the size of units such as register files (RF), program sequencer (PS), data address generator (DAG), arithmetic logic unit (ALU), multiply-accumulator (MAC) and shifter can be done by changing the data width or bit values. …”
    Get full text
    Get full text
    Thesis