Search Results - (( java implementation path algorithm ) OR ( gate generation using algorithm ))

Search alternatives:

Refine Results
  1. 1
    Heavy Transportation Shortest Route using Dijkstra’s algorithm (HETRO) / Nurul Aqilah Ahmad Nezer

    Heavy Transportation Shortest Route using Dijkstra’s algorithm (HETRO) / Nurul Aqilah Ahmad Nezer by Ahmad Nezer, Nurul Aqilah

    Published 2017
    “…The development tools used in developing this project is NetBeans by using Java for the implementation of the coding. The methodology that used for developing this system is the Dijkstra’s algorithm. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  2. 2
    Embedded system for indoor guidance parking with Dijkstra’s algorithm and ant colony optimization

    Embedded system for indoor guidance parking with Dijkstra’s algorithm and ant colony optimization by Mohammad Ata, Karimeh Ibrahim

    Published 2019
    “…BST inserts the nodes in the way that the Dijkstra’s can find the empty parking in fastest way. Dijkstra’s algorithm initials the paths to finding the shortest path while ACO optimizes the paths. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  3. 3
    Path planning for unmanned aerial vehicle (UAV) using rotated accelerated method in static outdoor environment

    Path planning for unmanned aerial vehicle (UAV) using rotated accelerated method in static outdoor environment by Shaliza Hayati A. Wahab, Nordin Saad, Azali Saudi, Ali Chekima

    Published 2021
    “…In this study, a fast iterative method known as Rotated Successive Over-Relaxation (RSOR) is introduced. The algorithm is implemented in a self-developed 2D Java tool, UAV Planner. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  4. 4
    Smart appointment organizer for mobile application / Mohd Syafiq Adam

    Smart appointment organizer for mobile application / Mohd Syafiq Adam by Adam, Mohd Syafiq

    Published 2009
    “…The main component of this prototype is the use of Dijkstra algorithm to compute the shortest path from source of appointment to the 6 points of destinations within UiTM Shah Alam. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  5. 5
    Studies on flat CORDIC implementation in field programmable gate arrays (FPGA) / Meera Subramaniam

    Studies on flat CORDIC implementation in field programmable gate arrays (FPGA) / Meera Subramaniam by Meera , Subramaniam

    Published 2004
    “…This work presents a modification to the previous Signed Digit (SD) Generation algorithm and a comparison with the previous method. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  6. 6
    An Improved Linear Feedback Shift Register (LFSR- based) Stream Cipher Generator

    An Improved Linear Feedback Shift Register (LFSR- based) Stream Cipher Generator by Mahdi, Reyadh H

    Published 2009
    “…Linear feedback shift register ( LFSR-based) stream cipher an improved design for a random key generator in a stream cipher algorithm. The proposed random key generator is simply designed to produce a very quick algorithm to be used for securing GSM communication as mobiles or in satellite communications channels, and it use to avoid attack that happen on cryptography in general and on stream cipher in specific. …”
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  7. 7
    Forensic language of property theft genre based on mathematical formulae and machine learning algorithms / Hana' Abd Razak

    Forensic language of property theft genre based on mathematical formulae and machine learning algorithms / Hana' Abd Razak by Abd Razak, Hana'

    Published 2020
    “…Convolution Neural Network (CNN) using deep learning algorithm is chosen in identifying frequency of movement and execution time of housebreaking crime. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  8. 8
    The memory-less method of generating multiplicative inverse values for S-box in AES algorithm

    The memory-less method of generating multiplicative inverse values for S-box in AES algorithm by Siti Zarina, Md Naziri, Norina, Idris

    Published 2009
    Get full text
    Working Paper
    Save to List
    Saved in:
  9. 9
    Design of Cryptographic Hardware Module Using FPGA

    Design of Cryptographic Hardware Module Using FPGA by Muhammad Imran, Ahmad, Abdul Rahman, Mohd Saad, Mohd Nazrin, Md Isa, Mohd Taufik, Jusoh, Amir Razif Arief, Jamil Abdullah

    Published 2009
    Get full text
    Working Paper
    Save to List
    Saved in:
  10. 10
    Real time motorcycle image detections on field programmable gate array

    Real time motorcycle image detections on field programmable gate array by Mat Nong, Mohd Ali, Osman, Rosiah, Md Yusof, Juraina, Mohd Sidek, Roslina

    Published 2015
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  11. 11
    Design and analysis of low power sequence generator module for DNA fragment assembly: article / Nurul Amalina Abu Seman

    Design and analysis of low power sequence generator module for DNA fragment assembly: article / Nurul Amalina Abu Seman by Abu Seman, Nurul Amalina

    Published 2013
    “…This paper presents the design and analysis of low power Sequence Generator Module (SGM) for DNA Fragment Assembly. The objectives of this project are to construct DNA Fragment Assembly module using Euler algorithm and optimize power consumption of the module. …”
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  12. 12
    Predicting machine failure using recurrent neural network-gated recurrent unit (RNN-GRU) through time series data

    Predicting machine failure using recurrent neural network-gated recurrent unit (RNN-GRU) through time series data by Zainuddin, Z., P. Akhir, E.A., Hasan, M.H.

    Published 2021
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  13. 13
    Design and analysis of low power sequence generator module for DNA fragment assembly / Nurul Amalina Abu Seman

    Design and analysis of low power sequence generator module for DNA fragment assembly / Nurul Amalina Abu Seman by Abu Seman, Nurul Amalina

    Published 2013
    “…This thesis presents the design and analysis of low power Sequence Generator Module (SGM) for DNA Fragment Assembly. The objectives of this project are to construct DNA Fragment Assembly module using Euler algorithm and optimize power consumption of the module. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  14. 14
    SVM based hysteresis current controller for a three phase active power filter

    SVM based hysteresis current controller for a three phase active power filter by Leow, Pei Ling

    Published 2004
    “…The switching control algorithms of the proposed SVM based HCC manages to generate appropriate switching gates to the active power filter. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  15. 15
    Committee neural networks with fuzzy genetic algorithm.

    Committee neural networks with fuzzy genetic algorithm. by Jafari , S.A., Mashohor , Syamsiah, Varnamkhasti, M. Jalali

    Published 2011
    “…Finally, we use fuzzy genetic algorithm methods for combining the output of experts to predict a reservoir parameter in petroleum industry. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  16. 16
    Hardware Implementation Of Rc4a Stream Cipher Algorithm

    Hardware Implementation Of Rc4a Stream Cipher Algorithm by Al Noman, Abdullah

    Published 2007
    “…For hardware implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  17. 17
    Harmonic Elimination Pulse Width Modulation Using Differential Evolution Technique For Three Phase Voltage Source Inverter

    Harmonic Elimination Pulse Width Modulation Using Differential Evolution Technique For Three Phase Voltage Source Inverter by Kamisman, Norazelina

    Published 2018
    “…Computation of DE algorithm and simulation of voltage source inverter using the calculated switching angles are carried out by using Matlab/Simulink software package. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  18. 18
    Multi-directional matrix converter for low power application using field-programmable gate array

    Multi-directional matrix converter for low power application using field-programmable gate array by Toosi, Saman

    Published 2015
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  19. 19
    Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga

    Hardware Design Of Random Number Generator And Random Walk-Onboundary Algorithm To Compute Unit Cube Capacitance In Fpga by Niun, Cheah How

    Published 2016
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  20. 20
    A DSP-based regular sampled pulsewidth modulation (PWM) technique for a multilevel inverter

    A DSP-based regular sampled pulsewidth modulation (PWM) technique for a multilevel inverter by Ahmad Azli, Naziha, Bakar, Mohd. Shafie

    Published 2004
    “…The other type involves hand-coding (writing of a C program) with algorithms designed to generate PWM signals using the DS1102 controller board. …”
    Get full text
    Get full text
    Book Section
    Save to List
    Saved in:

Search Tools: