Search Results - (( java implementation modified algorithm ) OR ( program using descriptive algorithm ))

Direct approach for mining association rules from structured XML data by Abazeed, Ashraf Riad

“…The thesis also provides a two different implementation of the modified FLEX algorithm using a java based parsers and XQuery implementation. …”
Get full text
Get full text

OPTIMIZED MIN-MIN TASK SCHEDULING ALGORITHM FOR SCIENTIFIC WORKFLOWS IN A CLOUD ENVIRONMENT by Murad S.S., Badeel R., Alsandi N.S.A., Alshaaya R.F., Ahmed R.A., Muhammed A., Derahman M.

“…To achieve this, we propose a new noble mechanism called Optimized Min-Min (OMin-Min) algorithm, inspired by the Min-Min algorithm. The objectives of this work are: i) to provide a comprehensive review of the cloud and scheduling process; ii) to classify the scheduling strategies and scientific workflows; iii) to implement our proposed algorithm with various scheduling algorithms (i.e., Min-Min, Round-Robin, Max-Min, and Modified Max-Min) for performance comparison, within different cloudlet sizes (i.e., small, medium, large, and heavy) in three scientific workflows (i.e., Montage, Epigenomics, and SIPHT); and iv) to investigate the performance of the implemented algorithms by using CloudSim. …”

Prevention And Detection Mechanism For Security In Passive Rfid System by Khor, Jing Huey

“…The proposed protocol is designed with lightweight cryptographic algorithm, including XOR, Hamming distance, rotation and a modified linear congruential generator (MLCG). …”
Get full text
Get full text

Automatic generation of content security policy to mitigate cross site scripting by Mhana, Samer Attallah, Din, Jamilah, Atan, Rodziah

“…It can be extended to support generating CSP for contents that are modified by JavaScript after loading. Current approach inspects the static contents of URLs.…”
Get full text
Get full text

CAR TRACTION CONTROL SYSTEM by MOHD ISMAIL, ADIBAH

“…The core programming language which will be used as the hardware description language is VHSIC Hardware Description Language (VHDL). …”
Get full text
Get full text

Encryption using FPGA by Nor Robaini, Ibrahim

“…The AES algorithm is capable of using cryptographic keys of 128, 192, and 256 bits, this project implements the 128 bit standard on a Field Programming Gate Array (FPGA) using the VHDL, a hardware description language.…”
Get full text
Get full text

Adaptive persistence layer for synchronous replication (PLSR) in heterogeneous system by Beg, Abul Hashem

“…The PLSR architecture model, workflow and algorithms are described. The PLSR has been developed using Java Programming language. …”
Get full text
Get full text

Optimizing Visual Surveillance Sensor Coverage Using Dynamic Programming by Altahir, A.A., Asirvadam, V.S., Hamid, N.H.B., Sebastian, P., Saad, N.B., Ibrahim, R.B., Dass, S.C.

“…To validate the proposed algorithm, we compared the outcomes of the dynamic programming algorithm with the existing benchmarking placement optimization techniques. …”
Get full text
Get full text

Booth’s Algorithm Design Using Field Programmable Gate Array by Ab Hadi, Nik Azran, A Aziz, Khairul Azha, Hashim, Nik Mohd Zarifie, Omar, Muhammad Shukri, Jaafar, Anuar

“…The high speed operation and less space and energy required had made the digital devices more preferred.This project is to design digital system which performed fixed point Booth Multiplier Algorithm where the design system would be developed using hardware description language (HDL),in this case,VHDL (VHSIC Hardware Description Language),VHSIC stands for Very High Speed Integrated Circuit.In this project would be used Xilinx ISE 10.1which is the software used to designed digital system for Xilinx manufactured FPGA board.In Xilinx have two main languages which are VHDL and Verilog.For design Booth’s Multiplier Algorithm we used Verilog code which is has to create the program module and test bench.In that case,to design digital system will have input and output which is input is 8 bits and output is 16 bits.Finally, it is proven that the system created can calculate and yield a fixed point multiplied output of the input value. …”
Get full text
Get full text
Get full text

Implementation of AES algorithm into information investigation autopsy (IIA) / Ahmad Wafiy Hamad Zaki by Hamad Zaki, Ahmad Wafiy Hamad Zaki

Get full text
Get full text

Decision Tree: Customer churn analysis for a loyalty program using data mining algorithm by Lee, Angela Siew Hoong *, Zuraini Zainol, Ng, Claudia, Chan, Khin Whai

Get full text
Get full text
Get full text

Implementation of PRINCE algorithm in FPGA by Abbas Y.A., Jidin R., Jamil N., Z'aba M.R., Rusli M.E., Tariq B.

Challenges of hidden data in the unused area two within executable files by Naji, Ahmed Wathik, Zaidan, A.A., Zaidan, B.B.

“…Results: The programs were coded in Java computer language and implemented on Pentium PC. …”
Get full text
Get full text
Get full text

Twofold Integer Programming Model for Improving Rough Set Classification Accuracy in Data Mining. by Saeed, Walid

“…The accuracy for rules and classification resulted from the TIP method are compared with other methods such as Standard Integer Programming (SIP) and Decision Related Integer Programming (DRIP) from Rough Set, Genetic Algorithm (GA), Johnson reducer, HoltelR method, Multiple Regression (MR), Neural Network (NN), Induction of Decision Tree Algorithm (ID3) and Base Learning Algorithm (C4.5); all other classifiers that are mostly used in the classification tasks. …”
Get full text
Get full text

Implementation of quantization in MPEG-2 encoder using Xilinx FPGA technology by Abdul Razak, Razilawati

“…Very High Speed Hardware Description Language (VHDL) is used to program the behavioral logic design of quantization. …”
Get full text
Get full text

Current applications of machine learning in dentistry by Ghazali, Ahmad Badruddin, Reduwan, Nor Hidayah, Ibrahim, Roliana

“…The quality of the output depends on the quality of data used to train and validate the algorithm (Rowe, 2019). …”
Get full text
Get full text

Design and implementation of real data fast fourier transform processor on field programmable gates array by Ahmed, Mohammed Kassim

“…In order to program the FPGA, Verilog Hardware Description Language (Verilog HDL) is used. …”
Get full text
Get full text

Fuzzy-based multi-agent approach for reliability assessment and improvement of power system protection by Nadheer Abdulridha, Shalash

“…Meanwhile, the second MAS model has been designed using two agents as follows: the first agent is a fault current agent that is to determine the fault current at all points before and after grounding; the second agent is the time operating of the agent which is used to determine the relay operating time before and after modifying fault current. The simulation results for the first and second models are done using the data obtained from Malaysia distribution network (DISCO-Net) and 69 bus test system that were implemented using Java Agent Development Framework package software. …”
Get full text
Get full text

Voice-Assisted News App using Natural Language Processing by Suhail, Ahmed Khan, Chitra, K.E., Wan Nor Al-Ashekin, Wan Husin

Get full text
Get full text
Get full text
Get full text

Leveraging Web Scraping in Predictive Modelling of Supply Risk Detection by Ng, Shi Ya

“…The important aspects for the temporary events are collected such as the date, description, title and link. The significance of the extracted output is evaluated with the topic modelling algorithm (LDA model algorithm) for the purpose of predictive supply risk. …”
Get full text
Get full text
Get full text