Search Results - (( java implementation cell algorithm ) OR ( using programme boost algorithm ))

  • Showing 1 - 6 results of 6
Refine Results
  1. 1
  2. 2
  3. 3

    Instruction Set Extension Of A Low-End Reconfigurable Microcontroller In Bit-Sorting Implementation by Salim, Sani Irwan, Soo, Yew Guan, Samsudin, Sharatul Izah

    Published 2018
    “…The modules’ integration is implemented using instruction set architecture (ISA) extension technique and is developed on the Field Programmable Gate Array (FPGA). …”
    Get full text
    Get full text
    Get full text
    Article
  4. 4

    Application Specific Instruction Set Processor (ASIP) Design In An 8-Bit Softcore Microcontroller by Salim, Sani Irwan, Soo, Yew Guan, Samsudin, Sharatul Izah

    Published 2018
    “…The modules’ integration is implemented using ASIP design without occurring extra board space and is developed using the Field Programmable Gate Array (FPGA) as the single chip solutions. …”
    Get full text
    Get full text
    Get full text
    Article
  5. 5

    Simple realization of 5-Segment discontinuous SVPWM based on FPGA by Sutikno, Tole, Jidin, Auzani, Basar, Mohd Farriz

    Published 2010
    “…These are software-based technique purely and obviously not an ideal solution. Employing Field Programmable Gate Array (FPGA) to realize SVPWM strategies provides advantages that it is considered as an appropriate solution to boost system performance of an SVPWM algorithm. …”
    Get full text
    Get full text
    Get full text
    Article
  6. 6

    Leaf condition analysis using convolutional neural network and vision transformer by Yong, Wai Chun, Ng, Kok Why, Haw, Su Cheng, Naveen, Palanichamy, Ng, Seng Beng

    Published 2024
    “…As a result, although customers may receive an excellent interactive features programme, the backend algorithm is not optimized. …”
    Get full text
    Get full text
    Get full text
    Article