Search Results - (( java implementation bee algorithm ) OR ( using code ((max algorithm) OR (learning algorithm)) ))

Refine Results
  1. 1

    A multilayered convolutional sparse coding framework for modeling of pooling operation of convolution neural networks by , Abdul Wahid, Khan, Adnan Umar, , Mukhtarullah, Khan, Sheroz, Shah, Jawad

    Published 2019
    “…The multilayered version of CSC(ML-CSC) is shown to be connected to forward pass of CNNs and dictionary learning and sparse coding algorithms of this model are analyzed for solving classification and inverse problems in image processing. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Proceeding Paper
  2. 2

    FPGA Implementation of Emergency Door Car Entry System by Zaini Sulaiman

    Published 2008
    “…Altera® Quartus II is used to create the source code and download it into the FPGA board. …”
    Get full text
    Learning Object
  3. 3
  4. 4

    Static code analysis of permission-based features for android malware classification using apriori algorithm with particle swarm optimization by Adebayo, Olawale Surajudeen, Abdul Aziz, Normaziah

    Published 2015
    “…In this method, permission-based features were extracted from Android applications byte-code through static code analysis, selected and were used to train supervised classifiers. …”
    Get full text
    Get full text
    Get full text
    Article
  5. 5

    Android Malware classification using static code analysis and Apriori algorithm improved with particle swarm optimization by Adebayo, Olawale Surajudeen, Abdul Aziz, Normaziah

    Published 2014
    “…In this method, features were extracted from Android applications byte-code through static code analysis, selected and were used to train supervised classifiers. …”
    Get full text
    Get full text
    Get full text
    Proceeding Paper
  6. 6
  7. 7

    WIMAX TESTBED by KOH , MINGHAO

    Published 2008
    “…This project also takes the first few steps of hardware implementation by using Real Time Workshop to convert the Simulink model into C codes which run outside MATLAB. …”
    Get full text
    Get full text
    Final Year Project
  8. 8

    Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array by Vakilian, Vida

    Published 2008
    “…After modeling, the algorithm is implemented in DSP. By using the Hardware- In-Loop facility of DSP, the comparison between hardware implementation and software modeling is performed. …”
    Get full text
    Get full text
    Thesis
  9. 9

    Enhanced Q-Learning algorithm for potential actions selection in automated graphical user interface testing by Goh, Kwang Yi

    Published 2023
    “…We utilized the enhanced Q-Learning algorithm to compare actions, including context-based actions, to effectively achieve higher code coverage. …”
    Get full text
    Get full text
    Get full text
    Thesis
  10. 10

    The design of viterbi decoder for low power consumption space time trellis code without adder architecture using RTL model by Abu, Mohd Azlan, Harun, Harlisya, Harmin, Mohammad Yazdi, Abdul Wahab, Noor Izzri, Abdul Kadir, Muhd Khairulzaman

    Published 2016
    “…Design/methodology/approach – The code uses a generator matrix designed for four-state space time trellis code (STTC) that uses quadrature phase shift keying (QPSK) modulation scheme. …”
    Get full text
    Get full text
    Get full text
    Article
  11. 11

    Dynamic transmit antenna shuffling scheme for hybrid multiple-input multiple-output in layered architecture by Chong, Jin Hui

    Published 2010
    “…Finally, the performance of V-BLAST/STBC transceiver scheme with proposed LC-QR algorithm is compared with other MIMO systems, such as V-BLAST and orthogonal space-time block codes. …”
    Get full text
    Get full text
    Thesis
  12. 12
  13. 13

    Fractal coding of bio-metric image for face authentication by Ahadullah, Md

    Published 2021
    “…This thesis implements the algorithms for the Methods of CPM, BPBM fractal coding, and its application. …”
    Get full text
    Get full text
    Thesis
  14. 14

    Design of an OFDM transmitter and receiver using FPGA by Loo, Kah Cheng

    Published 2004
    “…This performance of the coding is analyzed from the result of timing simulation using Altera Max Plus II…”
    Get full text
    Get full text
    Thesis
  15. 15

    Network Traffic Classification Analysis on Differentiated Services Code Point Using Deep Learning Models for Efficient Deep Packet Inspection by Ahmed Khan, Fazeel, Abubakar, Adamu

    Published 2024
    “…The data was gathered using real-time packet capturing tools which were then processed and moved with model development using different deep learning algorithms such as, LSTM, MLP, RNN and Autoencoders. …”
    Get full text
    Get full text
    Get full text
    Article
  16. 16

    Development Of Machine Learning User Interface For Pump Diagnostics by Lee, Zhao Yang

    Published 2022
    “…The result from the SVM algorithms will be used as database for the machine learning in Microsoft Azure. …”
    Get full text
    Get full text
    Monograph
  17. 17

    Improving the exploration strategy of an automated android GUI testing tool based on the Q-Learning algorithm by selecting potential actions by Goh, Kwang Yi, Baharom, Salmi, Din, Jamilah

    Published 2022
    “…Furthermore, the proposed techniques based on the Q-Learning algorithm do not consider context-based actions. …”
    Get full text
    Get full text
    Article
  18. 18

    Competitive improvement of the time complexity to encode fractal image: by applying symmetric central pixel of the block by Md Ahadullah, Sapar, Siti Hasana, Al-Saidi, Nadia Mohammed Ghanim, Md Said, Mohamad Rushdan

    Published 2021
    “…As a consequence, the symmetrical CP of odd pixels block, reduction of block space, and edge pixel selection accomplished faster coding and competitive image quality than existing known exhaustive search algorithms.…”
    Get full text
    Get full text
    Article
  19. 19
  20. 20

    Development of low power viterbi decoder on complex programmable logic device platform by Abu, Mohd Azlan

    Published 2018
    “…Consequently, the number of logic gates and the total power consumption of the STTC Viterbi decoder can be reduced by using the new algorithms. The proposed algorithms have been designed and implemented by using MATLAB, Altera Quartus 2 and Altera MAX V CPLD board. …”
    Get full text
    Get full text
    Get full text
    Thesis