Search Results - (( java application testing algorithm ) OR ( gate operation method algorithm ))

Refine Results
  1. 1

    Campus safe: Safeguarding GPS-based Physical Identity and Access Management (PIAM) system with a lightweight Geo-Encryption by Yeo Zi Zian

    Published 2022
    “…The selected lightweight geo-encryption algorithm will be implemented in the proposed system, vi which develops by using Java language. …”
    Get full text
    Get full text
    Get full text
    Academic Exercise
  2. 2

    Optimization of Digital Electronic Circuit Structure Design Using Genetic Algorithm by Chong, Kok Hen

    Published 2008
    “…The results show that the proposed method is able to produce the optimized circuit with lesser number of gates compared to the conventional methods. …”
    Get full text
    Get full text
    Thesis
  3. 3

    RSA Encryption & Decryption using JAVA by Ramli, Marliyana

    Published 2006
    “…The implementation of this project will be based on Rapid Application Design Methodology (RAD) and will be more focusing on research and finding, ideas and the implementation of the algorithm, and finally running and testing the algorithm. …”
    Get full text
    Get full text
    Final Year Project
  4. 4

    Studies on flat CORDIC implementation in field programmable gate arrays (FPGA) / Meera Subramaniam by Meera , Subramaniam

    Published 2004
    “…This work presents a modification to the previous Signed Digit (SD) Generation algorithm and a comparison with the previous method. …”
    Get full text
    Get full text
    Thesis
  5. 5

    Design and implementation of real data fast fourier transform processor on field programmable gates array by Ahmed, Mohammed Kassim

    Published 2015
    “…The Fast Fourier Transform (FFT) is an efficient method to achieve the Discrete Fourier Transform (DFT) with less number of operations. …”
    Get full text
    Get full text
    Thesis
  6. 6

    Fast algorithm analysis and bit-serial architecture design for sub-pixel motion estimation in H.264 by Fatemi, M.R.H., Ates, H.F., Salleh, R.

    Published 2010
    “…In the architecture level, we propose a novel bit-serial architecture for our algorithm. Due to advantages of the bit-serial architecture, it has a low gate count, high speed operation frequency, low density interconnection, and a reduced number of I/O pins. …”
    Get full text
    Article
  7. 7

    Comparison of Search Algorithms in Javanese-Indonesian Dictionary Application by Yana Aditia, Gerhana, Nur, Lukman, Arief Fatchul, Huda, Cecep Nurul, Alam, Undang, Syaripudin, Devi, Novitasari

    Published 2020
    “…Performance Testing is used to test the performance of algorithm implementations in applications. …”
    Get full text
    Get full text
    Journal
  8. 8

    Optimization of reservoir operation at Klang Gate Dam utilizing a whale optimization algorithm and a L�vy flight and distribution enhancement technique by Lai V., Huang Y.F., Koo C.H., Ahmed A.N., El-Shafie A.

    Published 2023
    “…Taking it further, the KGD was studied using the nature-inspired meta-heuristic algorithms (MHAs). The Whale Optimisation Algorithm (WOA) solves complex technical issues. …”
    Article
  9. 9
  10. 10

    Enhancing performance of XTS cryptography mode of operation using parallel design by Ahmed Alomari, Mohammad

    Published 2009
    “…To fully utilize the performance potential of XTS mode of operation, a parallel design for the algorithm is proposed. …”
    Get full text
    Get full text
    Thesis
  11. 11

    A 2x2 bit multiplier using hybrid 13 t full adder with vedic mathematics method by Lee, Shing Jie, Ruslan, Siti Hawa

    Published 2018
    “…The cascaded module is arranged in the Vedic mathematics algorithm. This algorithm satisfied the requirement of a fast multiplication operation because of the vertical and crosswise architecture from the Urdhva Triyakbyam Sutra which reduced the number of partial products compared to the conventional multiplication algorithm. …”
    Get full text
    Get full text
    Article
  12. 12

    A 2x2 bit multiplier using hybrid 13t full adder with vedic mathematics method by Lee, Shing Jie, Ruslan, Siti Hawa

    Published 2018
    “…The cascaded module is arranged in the Vedic mathematics algorithm. This algorithm satisfied the requirement of a fast multiplication operation because of the vertical and crosswise architecture from the Urdhva Triyakbyam Sutra which reduced the number of partial products compared to the conventional multiplication algorithm. …”
    Get full text
    Get full text
    Get full text
    Article
  13. 13

    Gravitational Search Algorithm based Long Short-term Memory Deep Neural Network for Battery Capacity and Remaining Useful Life Prediction with Uncertainty by Reza M.S., Hannan M.A., Mansor M., Ker P.J., Tiong S.K., Hossain M.J.

    Published 2024
    “…The method proposed in this work is evaluated based on the aging data from the NASA battery dataset, and its effectiveness is compared with that of BiLSTM, baseline gated recurrent unit (GRU), and baseline LSTM using various error metrics. …”
    Conference Paper
  14. 14

    Optimal water supply reservoir operation by leveraging the meta-heuristic Harris Hawks algorithms and opposite based learning technique by Lai V., Huang Y.F., Koo C.H., Ahmed A.N., Sherif M., El-Shafie A.

    Published 2024
    “…In this study, an attempt via metaheuristic algorithms, namely the Harris Hawks Optimisation (HHO) Algorithm and the Opposite Based Learning of HHO (OBL-HHO) are made to minimise the water deficit as well as mitigate floods at downstream of the Klang Gate Dam (KGD). …”
    Article
  15. 15

    An Improved FPGA Implementation of Direct Torque Control for Induction Machines by Jidin, Auzani

    Published 2013
    “…The main achievements are: i)calculating a discrete integration operation of stator flux using backward Euler approach, ii) modifying a so called non-restoring method in calculating the complicated square root operation in stator flux estimator, iii) introducing a new flux sector determination method, iv) increasing the sampling frequency to 200kHz such that the digital computation will perform similar to that of the analog operation, and v) using two’s complement fixed-point format approach to minimize calculation errors and the hardware resource usage in all operations. …”
    Get full text
    Get full text
    Article
  16. 16
  17. 17

    Implementation of (AES) Advanced Encryption Standard algorithm in communication application by Moh, Heng Huong

    Published 2014
    “…The concept of ABS algorithm was firstly studied, including the definition, historical background, and a brief comparison was made between the ABS algorithm with other types of algorithm. …”
    Get full text
    Get full text
    Undergraduates Project Papers
  18. 18

    Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin by Obaid, Zeyad Assi

    Published 2010
    “…Many of fuzzy control applications require real-time operation; higher density programmable logic devices such as Field Programmable Gate Array (FPGA) can be used to integrate large amounts of logic in a single IC. …”
    Get full text
    Get full text
    Thesis
  19. 19

    FPGA Implementation of Emergency Door Car Entry System by Zaini Sulaiman

    Published 2008
    “…VHDL can be used to model a digital system at many levels of abstraction ranging from the algorithmic level to the gate level. Verilog is of the same goal, but it is written using a different format. …”
    Get full text
    Learning Object
  20. 20

    Developed method of FPGA-based fuzzy logic controller design with the aid of conventional PID algorithm by Obaid, Zeyad Assi, Sulaiman, Nasri, Hamidon, Mohd Nizar

    Published 2009
    “…This paper proposes developed method to design a digital fuzzy logic controller with the aid of conventional Proportional – integral – derivative (PID) controller using field programmable gate array (FPGA). …”
    Get full text
    Get full text
    Get full text
    Article